Formal Verification Engineer
Voltai
Job Description
Job Description
About Voltai
Voltai is developing world models, and agents to learn, evaluate, plan, experiment, and interact with the physical world. We are starting out with understanding and building hardware; electronics systems and semiconductors where AI can design and create beyond human cognitive limits.
About the Team
Backed by Silicon Valley’s top investors, Stanford University, and CEOs/Presidents of Google, AMD, Broadcom, Marvell, etc. We are a team of previous Stanford professors, SAIL researchers, Olympiad medalists (IPhO, IOI, etc.), CTOs of Synopsys & GlobalFoundries, Head of Sales & CRO of Cadence, former US Secretary of Defense, National Security Advisor, and Senior Foreign-Policy Advisor to four US presidents.
About this Role
In this role, you’ll build formal proofs of design correctness using model checking, property verification, and equivalence analysis. You’ll collaborate closely with RTL, verification, and ML research teams to develop hybrid formal engines that reason about AI-generated hardware at scale. You’ll define formal properties, automate assertion synthesis, and build systems that verify at the speed of thought.
You might thrive if you have 5+ years of experience in
JasperGold , VC Formal , or similar formal verification tools
Assertion-based verification (SVA)
Model checking and property decomposition
Equivalence checking , abstraction refinement , and formal coverage
Vacancy posted 28 days ago
Similar jobs that could be interesting for youBased on the Formal Verification Engineer in Palo Alto, CA vacancy
$100k - $166.75k
...sharp, curious, and motivated students who are passionate about formal verification, digital design, and computer architecture. In this role,... .... You will work with experienced formal verification engineers, architects, and RTL designers to understand design intent,...SuggestedFull time$100k - $166.75k
As a Formal Verification Engineer at NVIDIA, you will verify the design and implementation of the industry's leading GPUs. In this position, your responsibilities will be to verify the micro-architecture using formal verification tools, define the verification scope...SuggestedFull time- ...Senior Verification Engineer Voltai is developing world models, and agents to learn, evaluate, plan, experiment, and interact with the physical... ...not exist before. Bonus Skills Experience with formal verification, co-simulation or stimulus generation...Suggested
Voltai
Palo Alto, CA1 day ago $237k - $296k
...Role Summary We are seeking a high-caliber Sr. Staff Design Verification Engineer to join our ADAS and Inference Silicon team. You will be... ...Verification (CDV) to reach aggressive functional targets. Apply Formal Verification (SVA) to exhaustively prove corner cases in...SuggestedFull timeContract workTemporary workPart timeLocal areaShift workNight shiftRivian
Palo Alto, CA1 day ago$103.9k - $140.6k
...Lidar Verification and Validation Engineer Aeva’s mission is to bring the next wave of perception to a broad range of applications from automated driving to industrial robotics, consumer electronics, consumer health, security, and beyond. Aeva is transforming autonomy...SuggestedFlexible hoursAeva, Inc
Mountain View, CA1 day ago$167.1k - $250.7k
...Qualcomm Technologies, Inc. Job Area: Engineering Group, Engineering Group CPU... ...Engineering General Summary: As a Design Verification Engineer, you will work with Chip... ...Verification. Advance techniques such as: Formal, Assertions, and Silicon bringup, is...Work experience placementWork from homeQualcomm
Santa Clara, CA1 day ago$168k - $264.5k
...impact on the world. NVIDIA is seeking a Senior Custom SOC/IP Verification Engineer to verify the next generation SoC and IP solutions! We are... ...SoC interconnect verification is desirable. Experience with formal verification or assertion-based verification (SVA) applied to...Full timeNight shift$126.8k - $190.9k
CPU Processor Performance Verification Engineer Santa Clara, California, United States Hardware Imagine what you could do here! At Apple, new... ..., a range of discounted products and free services, and for formal education related to advancing your career at Apple, reimbursement...Relocation- ...Avicena is seeking a talented and detail-oriented ASIC Design Verification (DV) Engineer to join our chip design team. You'll play a crucial role in... ...suites, optimizing simulation speed and efficiency. Formal Verification: Utilize formal verification techniques to prove...
Avicena
Sunnyvale, CA3 days ago $181.1k - $318.4k
...that team there's no telling what you could accomplish. Design Verification Engineers at Apple are responsible for verifying the functionality and... ..., a range of discounted products and free services, and for formal education related to advancing your career at Apple,...RelocationApple
Santa Clara, CA1 day ago$115k - $268k
...semiconductor startups in the industry. We are hiring multiple Design Verification engineers to advance our innovative RISC-V processors and subsystems.... ...directly and will not be liable for fees unless a formal agreement is in place. Note: Please ensure you apply through...Contract work$104.8k - $192.2k
...career wherever you want it to go. Join EY and help to build a better working world. We are seeking an experienced Identity Verification Engineer with hands-on expertise in 1Kosmos or Microsoft Verified ID Identity Platform, identity proofing, passwordless...Full timeFor contractorsSummer holidayFlexible hours$120k - $225k
...Description Job Description We’re hiring experienced Design Verification Engineers to play a key role in developing and verifying the designs... ...and advanced stimulus generation techniques. Exposure to formal verification methods and tools. Familiarity with power-...$200k - $320k
...Description Job Description About the role Own end to end verification for our AI accelerator silicon. Work with HW-design and... ...multiple domains within verification as needed ~(Optional) RISC-V, formal verification, emulation platforms (Palladium, Veloce, or...H1bVisa sponsorshipWork visaFlexible hoursNight shift- ...Expertise in ASIC/SoC verification using HVLs. Knowledge of networking protocols will be an addedadvantage. Expertise in SystemVerilog, System C,Verification Methodologies such as OVM,UVM,etc. Should have worked on at least one full-chip or module-level verification using...
Atria Logic
Sunnyvale, CA4 days ago $156k - $229k
...link Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science... ...experience. 8 years of experience with design verification. Experience with SystemVerilog.... ...environments using SystemVerilog and UVM, or formally verify designs with SVA and industry...Full timeWorldwide- ...optimizations with Product Management, User Experience and Design Engineering teams to define new product requirements. Provide... ...In addition to exploratory testing, consult with Product Verification Engineers, Product Marketing, User Experience and Project Management...Remote workRelocation
- ...standard/proven manufacturing processes Support internal operations, root cause analysis, and elevate issues to hardware and software engineering teams to drive continuous improvement Daily tasks Resolve technical issues related to manufacturing, test fixture design/...Contract work
Terry Soot Management Group
Palo Alto, CA2 days ago - Join a forward-thinking semiconductor startup at the forefront of RISC-V and Chiplet Architecture. As a Design Verification Engineer, you'll play a crucial role in advancing innovative processors and subsystems. This dynamic position involves developing verification plans...
- A leading technology company in Santa Clara seeks a CPU Processor Performance Verification Engineer. You'll be responsible for silicon performance verification and collaboration with various teams. Ideal candidates will have experience in performance modeling and expertise...
$135k - $155k
...is actively developing the technologies to make this possible, with the ultimate goal of enabling human life on Mars. DESIGN VERIFICATION ENGINEER (SILICON ENGINEERING) At the company we’re leveraging our experience in building rockets and spacecraft to deploy Starlink,...Permanent employmentTemporary workWorldwideUnited States Digital Space LLC
Sunnyvale, CA3 days ago- ...collaborative, and inclusive of diverse perspectives. Join us as we shape the future of AI and beyond. THE ROLE: As a Senior CPU Design Verification Engineer, you will join a CPU testbench infrastructure team responsible for building scalable verification environments for next-...
Advanced Micro Devices , Inc.
Santa Clara, CA5 days ago - Rivian and Volkswagen Group Technologies are seeking an experienced electronics test engineer to validate ECUs, develop automated test systems, and support lab testing across telematics, infotainment, and ADAS platforms. You will build custom test setups, run environmental...
- ...Job Title Architect and create verification environments using System-Verilog and Universal verification methodology-UVM IPs and SoCs with embedded CPUs and analog mixed-signal interfaces. Develop test plans and coverage metrics from specifications and writing block...
Staffing the Universe
Santa Clara, CA1 day ago - ...Location Hybrid, working onsite at our Santa Clara, CA headquarters 3 days per week. Design Verification Engineer, Senior Staff Responsible for developing and executing SoC verification environments from architecture to tape‑out and bring‑up. Will contribute to the design...3 days per week
MixMode
Santa Clara, CA2 days ago $150k - $220k
...Design Verification Engineer Bolt Graphics is a semiconductor startup based in Sunnyvale, CA building the fastest and most efficient graphics processors. We pride ourselves on our first principles approach to solving problems. We are energized by our mission to reduce...Work at officeWork from homeBolt Graphics
Sunnyvale, CA2 days ago- ...possibilities of AI. Location Hybrid, working onsite at our Santa Clara, CA headquarters 3 days per week. The role Senior Staff Design Verification Engineer What you will do We want to build a company and a culture that sustains the tests of time. We offer the candidate a very...3 days per week
d-Matrix
Santa Clara, CA3 days ago $200k - $350k
...Job Description Job Description About the role Own block-level and SOC-level Performance verification and correlation, debug for our AI accelerator silicon. Work with chip-design and software teams driving DensityAI's AI accelerator program from first silicon through...H1bVisa sponsorshipWork visa- ...efficient than conventional all-digital systems About the role: We are looking for an experienced digital and mixed-signal verification engineer who excels working in large complex systems with and enjoys utilizing a broad set of skills. This person will do everything...
- ...adventure, we invite you to join our amazing team and grow with us. The Aeromechanical team at Pivotal is looking for a Verification Engineer to join our dynamic and hands-on engineering team. This role is responsible for end-to-end ownership of verification activities...Work at office
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to Formal Verification Engineer. Be the first to apply!
Related searches
- verification & validation engineer Palo Alto, CA
- validation engineer Palo Alto, CA
- computer system validation engineer Palo Alto, CA
- validation consultant Palo Alto, CA
- senior design verification engineer Palo Alto, CA
- verification engineer Palo Alto, CA
- validation specialist Palo Alto, CA
- senior verification engineer
- verification & validation engineer
- quality validation engineer