Electrical Design and Analysis Engineer 4

Engineering

Electrical Design and Analysis Engineer 4 El Segundo, CA Posted: 7/16/2026

Job Description

Job ID#:

219052

Job Category:

Engineering

Position Type:

Associate - W2

Duration:

26

Shift:

1

Positions Available:

2

PDS Defense, Inc. is seeking an Electrical Design and Analysis Engineer 4, in El Segundo, CA. Job ID#219052

Pay Rate: $80 - $85/hr

Job Description:

From complex digitally beamformed phased arrays for constellation satellite programs to computing and networking equipment for commercial airplanes, the Electronic Products group develops ASICs and FPGAs that are at the heart of products!

We leverage leading-edge technology and work with world-class partners to provide some of the most complex SoCs in the world. We develop robust, high-performance custom processors using the latest ARM IP to enable high-integrity, low SWAP-C flight computers. And we're applying the latest digital IC design processes with industry-best tools to enable applications that cut across every domain.

Our diverse development portfolio provides opportunities to learn with exposure to the breadth of the product line approximately half our design/verification work is within the Space & Launch business unit, and half is from other parts of (AvionX; Missiles & Weapons; Strike, Surveillance and Mobility; and Autonomous Systems).

As an ASIC/FPGA Verification Engineer on the Electronic Products team you will develop state-of-the-art digital ICs/SoCs to support the most critical programs across the enterprise. We collaborate with other electronics groups across the company and around the world and support ASIC/FPGA design and verification for electronics that we build in El Segundo and for units designed at other sites.

Position Responsibilities:

Design and implement an ASIC/FPGA verification environment utilizing UVM & System Verilog.

Develop self-checking and reusable test benches from the ground up, employing Object-Oriented Programming principles such as Inheritance and Polymorphism, while utilizing UVM to build drivers, monitors, predictors, and scoreboards.

Create Functional Coverage Models and conduct Code Coverage analysis to ensure thorough verification of designs during simulation.

Set up regression tests and collect coverage metrics to ensure comprehensive verification and track progress over time.

Assist in FPGA-based prototyping and validation based on program and system requirements and complexity.

Collaborate with cross-functional teams to ensure that verification strategies align with overall project goals and timelines.

Required Skills:

A Bachelor of Science degree in Engineering (specializing in Electrical, Mechanical, or Aeronautical), Computer Science, Data Science, Mathematics, Physics, Chemistry, or equivalent non-US qualifications relevant to the job description

Proven experience in ASIC/FPGA verification processes

Familiarity with defining the architectural framework for ASIC/FPGA verification using SystemVerilog/UVM, including the delivery and release of production designs

Proficiency in hardware verification languages, particularly SystemVerilog and SystemVerilog Assertions

Demonstrated experience in implementing test plans effectively

Solid understanding of Object-Oriented Programming principles, such as Inheritance and Polymorphism

Capability to design self-checking and reusable testbenches from the ground up

Experience in developing Functional Coverage Models and achieving Code Coverage closure

Capable of collaborating with design and system engineering to establish accurate and verifiable ASIC/FPGA level specifications

Familiarity with waveform debug tools

Revision Control Systems: svn, cvs, git

Proficient in Linux Environments

Preferred Skills:

10+ years of related work experience or an equivalent combination of education and experience

Master's Degree in EE, Computer Engineering/Science, or related field, or equivalent experience

Experience with hardware-based integration and test of ASIC/FPGA designs

Experience with hardware emulators, especially Palladium

Experience with high-speed Serdes interfaces (JESD204C, PCIe, Ethernet)

Proficient in scripting languages: Make, Perl, Python, etc.

Familiarity with space-based design techniques and radiation mitigation

Demonstrated history of 1st pass success with ASIC designs

Education / Experience:

A Bachelor of Science degree in Engineering (specializing in Electrical, Mechanical, or Aeronautical), Computer Science, Data Science, Mathematics, Physics, Chemistry, or equivalent non-US qualifications relevant to the job description

Benefits offered to vary by the contract. Depending on your temporary assignment, benefits may include direct deposit, free career counseling services, 401(k), select paid holidays, short-term disability insurance, skills training, employee referral bonus, affordable medical coverage plan, and DailyPay (in some locations). For a full description of benefits available to you, be sure to talk with your recruiter.

Job Requirements

Minimum Security Clearance:

No Clearance

Military connected talent encouraged to apply.

VEVRAA Federal Contractor / Request Priority Protected Veteran Referrals / Equal Opportunity Employer / Veterans / Disabled

To read our Candidate Privacy Information Statement, which explains how we will use your information, please visit or

The Company will consider qualified applicants with arrest and conviction records in accordance with federal, state, and local laws and/or security clearance requirements, including, as applicable:

• The California Fair Chance Act

• Los Angeles City Fair Chance Ordinance

• Los Angeles County Fair Chance Ordinance for Employers

• San Francisco Fair Chance Ordinance

VEVRAA Federal Contractor / Request Priority Protected Veteran Referrals / Equal Opportunity Employer / Veterans / Disabled