Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Design Verification Engineer

Apple

**Role Number:** 200658029-3956 **Summary** Apple is where individual imaginations gather together, committing to the values that lead to great work. Every new product we build, service we create, or Apple Store experience we deliver is the result of us making each other's ideas stronger. That happens because every one of us shares a belief that we can make something wonderful and share it with the world, changing lives for the better. It's the diversity of our people and their thinking that inspires the innovation that runs through everything we do. When we bring everybody in, we can do the best work of our lives. Here, you'll do more than join something - you'll add something. Do you have a passion for innovation and technical excellence? Do you thrive on solving complex problems that push the boundaries of what's possible? Join our team to verify innovative, high-throughput cellular baseband modems and transceiver link controllers that power communication for millions of users worldwide. **Description** As a Design Verification Engineer, you'll be at the center of our silicon design group's verification efforts, ensuring the quality and reliability of next-generation cellular systems. Working on innovative baseband modems and RF link controllers for Apple's SOCs, you'll craft highly reusable UVM verification environments that set the standard for quality and efficiency. You'll develop comprehensive coverage-driven and directed test cases that thoroughly validate complex IP and subsystem designs, working closely with multi-functional teams throughout the process. In this role, you'll drive methodology innovation by deploying sophisticated tools and techniques that elevate verification practices and ensure tape-out readiness. Collaborating with product development teams across Apple, you'll help deliver cellular systems that redefine industry capabilities and enhance customer experiences globally. This position offers exceptional opportunities to deepen your expertise across cellular protocols, complex IP and subsystem architectures, advanced fabric protocols, and sophisticated debug methodologies. You'll gain experience with best-in-class design verification practices, co-verification techniques with models and firmware, and industry-standard low-power architectures. We're looking for engineers with hands-on ASIC design verification experience using reusable verification methodologies such as UVM. The ideal candidate excels at detailed test planning, adapts optimally to evolving requirements, knowledge of the latest ML based tools to improve productivity and is driven to achieve the highest quality standards. You thrive in collaborative environments and are eager to address the verification challenges inherent in complex, high-performance cellular systems. If you want to contribute to products that impact customers worldwide while advancing your technical expertise, we'd love to hear from you. **Minimum Qualifications** + BS and a minimum of 10 years relevant industry experience. + Strong knowledge of System Verilog and UVM. + Skilled in System C, C/C++, Python/perl. + Highly proficient in developing and establishing DV Methodologies. + Experience in using LLMs and MCPs. + Experience with developing Python-based automation solutions. + Experience with constraint random testing, SVA, Coverage driven verification. + Strong test planning and problem-solving skills. **Preferred Qualifications** + Master of Science degree in Electrical Engineering/Computer Science. + Experience in C/C++ modeling for design verification. + Knowledge of 4G/5G cellular physical layer operation (3GPP). + Experience with verification of embedded processor cores. + Hands-on verification experience of Bus Fabric, NOC, AHB, AXI, based bus architecture in UVM environment. + Experience using LLMs to improve efficiency and quality of verification. + Understanding of prompt engineering and LLM workflow optimization. Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant ( .

Vacancy posted 2 days ago
Similar jobs that could be interesting for youBased on the Design Verification Engineer in Sunnyvale, CA vacancy
  •  ...bring passion and dedication to our job and when you are a part of that team there's no telling what you could accomplish. Design Verification Engineers at Apple are responsible for verifying the functionality and performance of Apple's premier SOCs. This is a critical job... 
    Suggested

    Apple

    Cupertino, CA
    4 days ago
  • $150k - $220k

     ...Educate Your Ego : Selflessly collaborate towards our shared purpose. About the role We’re looking for highly experienced Design Verification Engineers (DVE) in the United States. The DVE is responsible for developing and verifying silicon IP. The DVE should have hands‑on... 
    Suggested

    Bolt Graphics, Inc.

    Sunnyvale, CA
    2 days ago
  • $115k - $268k

     ...computing. Join us and be part of one of the most exciting semiconductor startups in the industry. We are hiring multiple Design Verification engineers to advance our innovative RISC-V processors and subsystems. Role: Develop and execute verification plans for units and... 
    Suggested
    Contract work

    Ventana Micro Systems

    Cupertino, CA
    19 hours ago
  • $135k - $155k

     ...SpaceX is actively developing the technologies to make this possible, with the ultimate goal of enabling human life on Mars. Design Verification Engineer (Silicon Engineering) SpaceX is leveraging its experience in building rockets and spacecraft to deploy Starlink, the... 
    Suggested
    Permanent employment
    Temporary work
    Worldwide

    SPACE EXPLORATION TECHNOLOGIES CORP

    Sunnyvale, CA
    3 days ago
  •  ...collaborative, and inclusive of diverse perspectives. Join us as we shape the future of AI and beyond. THE ROLE: As a Senior CPU Design Verification Engineer, you will join a CPU testbench infrastructure team responsible for building scalable verification environments for next-... 
    Suggested

    Advanced Micro Devices , Inc.

    Santa Clara, CA
    3 days ago
  •  ...Location Hybrid, working onsite at our Santa Clara, CA headquarters 3 days per week. Design Verification Engineer, Senior Staff Responsible for developing and executing SoC verification environments from architecture to tape‑out and bring‑up. Will contribute to the design... 
    3 days per week

    MixMode

    Santa Clara, CA
    1 day ago
  •  ...POSITION: Senior DV Engineer Who We Are: Quest Global delivers world-class end-to-end engineering...  ..., but also perpetually driven to design, develop, and test as a trusted partner...  ...leading and executing end-to-end design verification activities for IP, Subsystem, or SoC-level... 
    Remote work

    RD SOLUTIONS INC

    San Jose, CA
    4 days ago
  • $156.85k - $160k

     ...Nextgen Technologies Inc., has openings for Design Verification Engineer in San Jose, CA: Job Title: Design Verification Engineer Job Duration: 40 Hours / Week, Permanent position, Full time J ob Duties: Collaborate with design and development teams to understand product... 
    Permanent employment
    Full time

    Nextgentechinc

    San Jose, CA
    1 day ago
  • $158.6k - $317.8k

     ...create scalable, secure, and user-friendly applications. As we continue to grow, we’re looking for a skilled Principal Design Verification Engineer to join our dynamic team and contribute to our mission of transforming business processes through technology. This... 
    Full time
    Local area
    Immediate start
    Visa sponsorship
    Relocation package

    Bright Vision Technologies

    Santa Clara, CA
    19 hours ago
  • $156k - $229k

     ...area. Apply link Copy link Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field...  ...practical experience. 8 years of experience with design verification. Experience with SystemVerilog. Preferred qualifications:... 
    Full time
    Worldwide

    Google Inc.

    Sunnyvale, CA
    2 days ago
  • $200k - $320k

     ...Job Description Job Description About the role We're looking for a experienced Design Verification engineer with at least 5 years of pre-silicon verification experience in end to end verification for complex IP, subsystems, and/or SoC system level verification from... 
    H1b
    Visa sponsorship
    Work visa
    Flexible hours
    Night shift

    DensityAI

    Mountain View, CA
    a month ago
  • $167.5k - $268k

     ...Create Account) 2. If you already have a Candidate Account, please Sign-In before you apply. Job Description: Lead ASIC Design Verification Engineer We are seeking a highly experienced and visionary Lead/Principal ASIC Design Verification Engineer to drive the... 
    Full time
    Local area

    Broadcom

    San Jose, CA
    1 day ago
  • $158.6k - $317.8k

     ...Position Title: Design Verification Engineer, Principal (Confidential Client) Location: Santa Clara, CA | Onsite Employment Type: Permanent Compensation Salary: $158,600 - $317,800/yr Variable Compensation: Base, bonus, RSUs, Refresher RSUs Position... 
    Permanent employment

    YK Solutions LLC

    Santa Clara, CA
    18 days ago
  • $138k - $317.8k

     ...Position Title: Principal, Design Verification Engineer, UAL and PCIe Subsystems (Confidential Client) Location: Santa Clara, CA | Onsite Employment Type: Permanent Compensation Salary: $138,000 - $317,800/yr Bonus: Base, bonus, RSU, refresher RSUs Position... 
    Permanent employment

    YK Solutions LLC

    Santa Clara, CA
    18 days ago
  • $200k - $250k

     ...Job Description Job Description Principal Design Verification Engineer - PCIe / High-Speed SoC Job Title: Principal Design Verification Engineer - PCIe / High-Speed SoC Location: Santa Clara, CA Compensation: $200K - $250K base DOE plus bonus and RSUs ($... 
    Ongoing contract
    Local area

    Cybercoders

    Santa Clara, CA
    8 days ago
  • $175k - $280k

     ...actively developing the technologies to make this possible, with the ultimate goal of enabling human life on Mars. SR. ASIC DESIGN VERIFICATION ENGINEER (SILICON ENGINEERING) At SpaceX we’re leveraging our experience in building rockets and spacecraft to deploy Starlink,... 
    Permanent employment
    Full time
    Temporary work
    Worldwide
    Weekend work

    SpaceX

    Palo Alto, CA
    11 hours ago
  •  ...Requirements Strong Understanding of DO 178C Standards and Their Application in Embedded Software Testing. Experience in DAL-A Verification Experience in Unit Testing Proficiency In Functional Testing Methodologies and Practices. Experience In Developing Automated Test... 

    TechDigital Group

    Santa Clara, CA
    1 day ago
  • $120k - $200k

     ...Senior Manufacturing Design Engineer (MDE) As a Senior Manufacturing Design Engineer (MDE), you will work at the intersection of R&D and production, translating product designs into robust, scalable manufacturing solutions. You will use CAD tools to design fixtures,... 
    Contract work
    Immediate start

    Matic

    Mountain View, CA
    19 hours ago
  • $103.9k - $140.6k

     ...Overview: We are seeking a highly skilled and motivated Verification and Validation (V&V) Engineer to join our team, focusing on the rigorous testing and...  ...test solutions for complex systems. What you'll be doing: Design, develop, and deploy V&V hardware and software test... 
    Flexible hours

    Clutch Canada

    Mountain View, CA
    2 days ago
  •  ...Expertise in ASIC/SoC verification using HVLs. Knowledge of networking protocols will be an addedadvantage. Expertise in SystemVerilog, System C,Verification Methodologies such as OVM,UVM,etc. Should have worked on at least one full-chip or module-level verification using... 

    Atria Logic

    Sunnyvale, CA
    2 days ago
  •  ...year of experience in UVM. Experience in complete verification cycle which includes development of test plan, BFM/Driver...  ...Fortune #109), is a leading global provider of product engineering and semiconductor design services. A rich history of over two decades, with over... 
    Full time
    Temporary work
    Work at office
    San Jose, CA
    6 days ago
  • $120k - $225k

     ...Job Description Job Description We’re hiring experienced Design Verification Engineers from junior to senior levels to play a key role in developing and verifying the designs that will bring our next-generation AI processors to life. About Us: Mythic is building... 

    Mythic

    Palo Alto, CA
    2 days ago
  • $2,000 per month

     ...hardware for frontier intelligence. We co-design chips, racks, software, and...  ...top-tier investors and staffed by leading engineers, Etched is redefining the infrastructure...  ...Job Summary We are seeking a Design Verification Engineer to join our Internal IP DV team... 
    Work at office
    Relocation package
    Night shift

    Etched

    San Jose, CA
    a month ago
  • $2,000 per month

     ...hardware for frontier intelligence. We co-design chips, racks, software, and...  ...top-tier investors and staffed by leading engineers, Etched is redefining the infrastructure...  ...Job Summary We are seeking a Design Verification Engineer to join our Systems/Performance... 
    Work at office
    Relocation package

    Etched

    San Jose, CA
    7 days ago
  • $95.9k - $149.6k

     ...What We Are Looking For: ~ Execute complete verification project in the role senior engineer with hands on experience, mentoring, client communication...  ...provider of product engineering and semiconductor design services. A rich history of over two decades, with over... 
    Hourly pay
    Full time
    Temporary work
    Work experience placement
    Work at office
    Night shift
    San Jose, CA
    6 days ago
  •  ...electronics systems and semiconductors where AI can design and create beyond human cognitive limits....  ...tools for silicon design by combining deep verification expertise with modern AI systems. As a Senior Verification Engineer, your role isn’t just verifying chips but... 

    Voltai

    Palo Alto, CA
    1 day ago
  • $2,000 per month

     ...hardware for frontier intelligence. We co-design chips, racks, software, and...  ...top-tier investors and staffed by leading engineers, Etched is redefining the infrastructure...  ...Job Summary We are seeking a Design Verification Engineer to join our Interface IP DV team... 
    Work at office
    Relocation package

    Etched

    San Jose, CA
    7 days ago
  • $90 - $110 per hour

    Pride Global is seeking a Contract Product Design FEA Engineer in Cupertino, CA, to support the structural design and validation of consumer technology products. The ideal candidate will have a Master's degree in Mechanical Engineering, 3+ years of FEA experience, and hands... 
    Contract work

    Pride Global

    Cupertino, CA
    2 days ago
  • $102.9k

     ...how to help customers solve their toughest verification problems using Cadence technology. Join our elite application engineering team for verification to work closely with...  ...flows and AI/ML applications to secure design wins - Champion the customer needs and work... 
    Full time
    Second job

    Cadence Design Systems

    San Jose, CA
    11 hours ago
  • $126.8k - $190.9k

    CPU Processor Performance Verification Engineer Santa Clara, California, United States Hardware Imagine what you could do here! At Apple, new...  ...this highly visible role, you will be at the center of a chip design effort collaborating with all subject areas, with a critical... 
    Relocation

    Apple Inc.

    Santa Clara, CA
    19 hours ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Design Verification Engineer. Be the first to apply!