Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

CPU Design Timing Engineer

$184.7k - $324.8k

Apple Oakbrook

Role Number: 200657909Team: HardwareLocation: Beaverton; Santa ClaraPosted: 2026-04-14SummaryImagine what you could do here. At Apple, new ideas have a way of becoming extraordinary products, services, and customer experiences very quickly. Bring passion and dedication to your job and there's no telling what you could accomplish. Dynamic, hard-working people and inspiring, innovative technologies are the norm here. The people who work here have reinvented entire industries with all Apple Hardware products! The same passion for innovation that goes into our products also applies to our practices strengthening our commitment to leave the world better than we found it. Join us to help deliver groundbreaking Apple products!In this role, you will be responsible for all aspects of timing including working with the implementation and RTL teams on timing changes, helping with construction/modify timing flows, timing analysis, and timing closure.DescriptionAs the CPU Design Timing Engineer, you will be responsible for the timing closure of the project.Responsibilities include but are not limited to:• Working with the CAD team to develop the timing flow that will be used on the project including scripting to improve analysis flows and engineer efficiency.• Work extensively with CPU micro-architects and Implementation engineers to drive timing closure for the CPU.Minimum QualificationsMinimum BS and 10+ years of relevant experienceExperience with a static timing analysis tool such as PrimeTime or TempusExperience with timing analysis with multiple clock and power domains, noise analysis, and fixing noise in designsExperience with variation modelingExperience with TCL and either Perl or PythonExperience with SDC command usage including clock definitions, timing exceptions, and IO constraintsPreferred QualificationsPrior experience performing timing analysis in high speed digital designs such as CPUs or other similar designsUnderstanding of physical design tools and methodology including logic synthesis, PnR, parasitic extraction, logic equivalenceUnderstanding of deep sub-micron technologies and scaling trendsWorking knowledge of CPU microarchitecture including common fundamental timing pathsWorking knowledge of clock-domain crossing and reset-domain crossingExperience with RTL modeling and assertion based verification is a plusPossess data parsing, analysis and representation/plotting skillsPay & BenefitsAt Apple, base pay is one part of our total compensation package and is determined within a range. This provides the opportunity to progress as you grow and develop within a role. The base pay range for this role is between $184,700 and $324,800, and your base pay will depend on your skills, qualifications, experience, and location.Apple employees also have the opportunity to become an Apple shareholder through participation in Apple’s discretionary employee stock programs. Apple employees are eligible for discretionary restricted stock unit awards, and can purchase Apple stock at a discount if voluntarily participating in Apple’s Employee Stock Purchase Plan. You’ll also receive benefits including: Comprehensive medical and dental coverage, retirement benefits, a range of discounted products and free services, and for formal education related to advancing your career at Apple, reimbursement for certain educational expenses — including tuition. Additionally, this role might be eligible for discretionary bonuses or commission payments as well as relocation. Learn more about Apple BenefitsNote: Apple benefit, compensation and employee stock programs are subject to eligibility requirements and other terms of the applicable plan or program.EEO StatementApple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicantEEO StatementApple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicantAccessibilityAt Apple, we believe accessibility is a fundamental human right. You’ll find that idea reflected in everything here — in our culture, our benefits and our digital tools. By welcoming as many perspectives as possible, we help you build a career where you feel like you belong.Learn about accessibility in Apple’s workplaceLearn about reasonable accommodations for job applicantsAccessibilityAt Apple, we believe accessibility is a fundamental human right. You’ll find that idea reflected in everything here — in our culture, our benefits and our digital tools. By welcoming as many perspectives as possible, we help you build a career where you feel like you belong.Learn about accessibility in Apple’s workplaceLearn about reasonable accommodations for job applicantsApplication DeadlineApple accepts applications to this posting on an ongoing basis.Application DeadlineApple accepts applications to this posting on an ongoing basis.

Vacancy posted 1 day ago
Similar jobs that could be interesting for youBased on the CPU Design Timing Engineer in Santa Clara, CA vacancy
  •  ...Analyze CPU microarchitecture (pipeline stages, execution units, cache...  ...implementation tradeoffs on timing, power, and area Develop and own gate-level design for CPU blocks: standard-cell selection...  ...Master's degree in Electrical Engineering, Computer Engineering, or a... 
    Suggested
    Full time

    RosaicLabs Inc

    Santa Clara, CA
    1 day ago
  • $150.4k - $277.6k

     ...you will be at the center of a chip design effort interfacing with many...  ...customers quickly.DescriptionAs a CPU Top-Level Design Verification Engineer owning the verification methodology...  ...synthesizable RTL code with understanding of timing closure, area optimization, and... 
    Suggested
    Relocation

    Apple

    Santa Clara, CA
    1 day ago
  • Santa Clara, CASilicon - DV /Full-time /On-siteRole OverviewWe are looking for talented Design Verification Engineers to help verify and deliver Velaura's next generation Physical...  ...workloads.This role focuses on our custom CPU. We are designing a leading edge, high... 
    Suggested
    Full time
    Flexible hours

    Auradine

    Santa Clara, CA
    3 days ago
  • $86k - $170k

     ...visit New College Graduates Overview: We offer many full-time employment paths for recent graduates, which provide...  ...Role: GlobalFoundries is seeking a New College Graduate CPU IP Design & Verification Engineer to join the MIPS CPU IP Engineering team and develop and... 
    Suggested
    Full time
    Internship
    Local area

    GLOBALFOUNDRIES

    Santa Clara, CA
    4 days ago
  • $231.44k - $282.88k

     ...every market segment of chip design, including artificial intelligence...  ...place, one processor at a time. Are you ready? To learn more...  ...Principal Design Verification Engineer to lead verification strategy...  ...subsystem used in high-performance CPU and SoC platforms. This is a... 
    Suggested
    Work experience placement

    SiFive, Inc.

    Santa Clara, CA
    6 hours ago
  • $168k - $264.5k

     ...We are looking for a Senior CPU Design Engineer!NVIDIA is seeking best-in-class CPU Design Engineers to design the world’s leading CPUs. This...  ...logic design skills to optimize and meet performance, timing and power targets. Deliver a synthesis/timing clean design while... 

    NVIDIA

    Santa Clara, CA
    3 days ago
  • $184.7k - $324.8k

     ...of an industry-recognized and innovative CPU design team; you will contribute to solving...  ...Work with CPU, CAD, and design teams to engineer new flows/algorithms to improve PPA• Detailed...  ...in digital circuits, timing/power concepts, and logic designExperience... 
    Relocation

    Apple

    Santa Clara, CA
    1 day ago
  • $184.7k - $324.8k

     ...groundbreaking Apple products!Apple’s Silicon Engineering Group (SEG) is hiring hardworking engineers for CPU block-level physical design.DescriptionAs a CPU Physical Design...  ...level teams on the aspects of CPU floorplan, timing, power, reliability, and testability• Will... 
    Relocation

    Apple

    Santa Clara, CA
    1 day ago
  • $168k - $264.5k

    We are now looking for a Senior CPU Design Methodology Engineer!The complexity of chip development has greatly increased over the years. We are now...  ...characteristic protected by law.SummaryLocation: US, OR, Hillsboro; US, TX, Austin; US, AZ, Remote; US, CA, Santa ClaraType: Full time
    Full time
    Remote work

    Nvidia

    Santa Clara, CA
    3 days ago
  • $100k

     ...technologists have developed a high performance RISC-V CPU from scratch, and share a passion for AI and a deep...  ...is looking for a mid- to senior-level Physical Design Engineer with a strong background in static timing analysis (STA). In this role, you will help converge... 
    Permanent employment

    Tenstorrent

    Santa Clara, CA
    4 days ago
  • $100k

     ...developed a high performance RISC-V CPU from scratch, and share a passion for...  ...Tenstorrent is looking for a Physical Design CPU Methodology Engineer who defines and drives the implementation...  ...and signoff, including timing closure, power optimization, SI, EM/IR... 
    Permanent employment
    Remote work

    Tenstorrent

    Santa Clara, CA
    1 day ago
  • $150k - $300k

     ...Senior Design Engineer - CPU Execution Unit Position for experienced hardware design engineers focusing on CPU execution unit development. The...  ...techniques Verilog / System Verilog / Synthesis / STA (Static timing analysis) / CDC / LINT Knowledge of programming languages C,... 
    Worldwide

    Tachyum

    Sunnyvale, CA
    4 days ago
  •  ...across every market segment of chip design, including artificial...  ...better place, one processor at a time. Are you ready? To learn more about...  ...for a Senior Design Verification Engineer to drive verification of high-performance CPU core functionality, with meaningful... 

    SiFive

    Santa Clara, CA
    3 days ago
  •  ...across every market segment of chip design, including artificial...  ...for a Senior Design Verification Engineer to drive functional verification of high-performance CPU core units. This role focuses on...  ...healthcare and retirement plans, paid time off, and more! Additional Information... 

    SiFive

    Santa Clara, CA
    4 days ago
  • $237k - $356k

     ...Ampere is a semiconductor design company for a new era, leading the future of...  ...computing with an innovative approach to CPU design focused on high-performance,...  ...seeking a Senior Principal Design Engineer specializing in Static Timing Analysis (STA) and timing methodology... 
    Local area

    Ampere Computing LLC

    Santa Clara, CA
    1 day ago
  •  ...across every market segment of chip design, including artificial...  ...better place, one processor at a time. Are you ready? To learn more about...  ...for a Staff Design Verification Engineer to drive verification of high-performance CPU core units. This is a Staff individual... 
    Immediate start

    SiFive

    Santa Clara, CA
    4 days ago
  • $174.15k - $194.7k

     ...Work closely with architecture and RTL designers on verifying the functionality correctness...  ...of a certain area of functionality in a CPU design. 40 hours/week. At Apple, base...  ...degree or foreign equivalent in Computer Engineering, Electrical Engineering, or a related field... 
    Relocation

    Apple

    Cupertino, CA
    3 days ago
  •  ...technical leader to drive RTL design for future generations of AMD...  ...detail-oriented, and motivated engineering leader with strong people leadership...  ...strategy to deliver quality, timely and cost-effective solutions...  ...through tapeout, ideally in a CPU or advanced processor design... 
    Remote work

    Advanced Micro Devices , Inc.

    San Jose, CA
    1 day ago
  •  ...AMD is shaping the future. Whether you’re designing next-gen processors, enabling AI breakthroughs...  ...of next-generation CPUs, translating new CPU features and microarchitectural designs into effective verification plans. The engineer will analyze RTL designs, verify... 

    AMD

    Santa Clara, CA
    3 days ago
  •  ...join the team and see how you can make a lasting impact on the world. We are now looking for a motivated Senior Physical Design and Timing Engineer to join our dynamic and growing team. If you want to challenge yourself and be a part of something great, join us today!... 
    Full time

    NVIDIA Corporation

    Santa Clara, CA
    4 days ago
  • $107.8k - $157.4k

     ...grow. Because full product development—from design to qualification to production—is within...  ...world. Your Impact As an ASIC Engineer, you will play a critical role in developing...  ...employment with Cisco for defined periods of time. U.S. employees are eligible for paid... 
    Full time
    Temporary work
    Work experience placement
    Local area
    Flexible hours

    Cisco

    San Jose, CA
    2 days ago
  •  ...Annapurna Labs (U.S.) Inc. in Cupertino seeks a skilled SSTA engineer to design and optimize timing flows for ASICs. You will develop timing constraints, run STA, and collaborate with RTL/Arch teams to deliver high-performance, cost-efficient silicon. The role emphasizes... 

    Amazon

    Cupertino, CA
    1 day ago
  • $209.3k - $313.9k

     ...Qualcomm Technologies, Inc. Job Area: Engineering Group, Engineering Group CPU Engineering General Summary:...  ...engineers in the world to create designs that push the envelope on performance...  ...from place-and-route, analysis, timing sign-off and PDV Experience with... 
    Work experience placement
    Work from home
    Worldwide

    QUALCOMM, Inc.

    Santa Clara, CA
    3 days ago
  •  ...innovation at AMD is shaping the future. Whether you’re designing next-gen processors, enabling AI breakthroughs, or bringing...  ...of designing the next Ryzen™, Thread ripper™, or EPYC™ CPU? Join AMD’s CPU engineering team and help shape the power management technologies that... 

    AMD

    Santa Clara, CA
    3 days ago
  • $125.7k - $203.1k

     .... Because full product development—from design to qualification to production—is within...  ...architectural power optimizations. Achieve timing closure, signal integrity, and power...  ...to meet local requirements.Job SummaryJob number: 2030409Profession: Product and Engineering
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    1 day ago
  • $143.8k - $230k

    Please Note:1. If you are a first time user, please create your candidate login account...  ...Broadcom's Timing Sign-Off group in Central Engineering is looking for an energetic and self-...  ...development and modeling for SOC and 3D/2.5D IC design. This includes complex studies and... 
    Full time
    Local area

    Broadcom

    San Jose, CA
    3 days ago
  • $184.7k - $324.8k

     ...Here, you’ll do more than join something — you’ll add something.DescriptionAs an ASIC STA Engineer, you will have responsibilities spanning all aspects of SoC design in terms of timing. Key responsibilities include timing sign-off, STA and sign-off flow development,... 
    Relocation

    Apple

    Cupertino, CA
    1 day ago
  •  ...Nuvacore is a forefront chip design company in Santa Clara, CA, seeking a CPU Static Timing Analysis (STA) Engineer to own timing and noise analysis for high-speed CPU units throughout the silicon development lifecycle. The role involves verifying analysis quality, collaborating... 

    NUVACORE

    Santa Clara, CA
    4 days ago
  •  ...SiFive, Inc. in Santa Clara is seeking an experienced engineer to architect and implement features in RISC-V CPU core generators. This role demands proficiency in CPU RTL design and solid software engineering skills. A comprehensive benefits package is included, reflecting... 

    SiFive

    Santa Clara, CA
    2 days ago
  •  ...NUVACORE in Santa Clara is building a ground-up high-performance, low-power CPU for next-generation compute workloads. As a member of the CPU-specific custom circuit design team, you will enable the design to achieve target PPA specifications for the product. You will... 

    Nuvacore

    Santa Clara, CA
    4 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to CPU Design Timing Engineer. Be the first to apply!