ASIC Design Verification Engineer
$175k - $215kWaymo
ASIC Design Verification Engineer
Waymo is an autonomous driving technology company with the mission to be the world's most trusted driver. Since its start as the Google Self-Driving Car Project in 2009, Waymo has focused on building the Waymo Driver—The World's Most Experienced Driver™—to improve access to mobility while saving thousands of lives now lost to traffic crashes. The Waymo Driver powers Waymo's fully autonomous ride-hail service and can also be applied to a range of vehicle platforms and product use cases. The Waymo Driver has provided over ten million rider-only trips, enabled by its experience autonomously driving over 100 million miles on public roads and tens of billions in simulation across 15+ U.S. states.
Waymo's Compute Team is tasked with a critical and exciting mission: We deliver the compute platform responsible for running the fully autonomous vehicle's software stack. To achieve our mission, we architect and create high-performance custom silicon; we develop system-level compute architectures that push the boundaries of performance, power, and latency; and we collaborate closely with many other teammates to ensure we design and optimize hardware and software for maximum performance. We are a multidisciplinary team seeking curious and talented teammates to work on one of the world's highest performance automotive compute platforms.
This role follows a hybrid work schedule and you will report to a Silicon Engineering Lead
You will:
- Partner with design and architecture teams to translate hardware specifications into comprehensive, scalable verification plans
- Drive the development of testbenches, reference models, and stimulus to validate mission-critical functionality and performance
- Architect and enhance verification environments, contributing to shared tools and reusable methodologies across the organization
- Evaluate, integrate, and verify third-party Verification IP (VIP) to accelerate the development cycle
- Define and analyze coverage metrics (functional and code) to ensure design readiness and closure
- Advocate and establish verification best-practices
You have:
- 3+ years of experience building and maintaining complex testbenches using UVM/SystemVerilog
- Proven track record with constrained-random generation, functional coverage, and SVA (SystemVerilog Assertions)
- Deep understanding of complex digital logic and the ability to debug intricate hardware/software interactions
- Proficiency in Python for developing scalable automation frameworks, data analysis tools, and regression management suites
- Excellent verbal and written communication skills, ability to collaborate with cross-functional teams
- Strong analytical skills in root-causing failures across RTL, testbench, and environment layers
We prefer:
- Experience spanning initial specification through post-silicon bring-up and validation
- Familiarity with power-aware verification (UPF), formal verification, or hardware-software co-validation
- Domain expertise in ML accelerators, high-speed interconnects (NoCs), or high-bandwidth memory
- Experience with C/C++ for reference model development and enhancement
- Hands-on experience with industry-standard interfaces such as PCIe Gen 5/6, DDR5, or Ethernet
- Interest or experience in leveraging Generative AI and LLMs to accelerate verification workflows, such as automated testbench generation, documentation, or failure log analysis
The expected base salary range for this full-time position across US locations is listed below. Actual starting pay will be based on job-related factors, including exact work location, experience, relevant training and education, and skill level. Your recruiter can share more about the specific salary range for the role location or, if the role can be performed remote, the specific salary range for your preferred location, during the hiring process.
Waymo employees are also eligible to participate in Waymo's discretionary annual bonus program, equity incentive plan, and generous Company benefits program, subject to eligibility requirements.
Salary Range $175,000—$215,000 USD
- ...ASIC Design Verification Engineer Our client is building the first latency optimized SoC for their industry. Using its proven AI accelerator designs, we are targeting best in class latency with order of magnitude improvements for years to come. Low Latency has become...SuggestedNight shift
- ...delivering breakthrough products. ( About the role: Avicena is seeking a talented and detail-oriented ASIC Design Verification (DV) Engineer to join our chip design team. You'll play a crucial role in ensuring the functional correctness, performance, and...Suggested
$138k - $198k
...Qualifications Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science... .... 4 years of experience with design verification. Experience in verifying digital logic at RTL using SystemVerilog/UVM for ASICs. Preferred qualifications Master's degree...SuggestedFull timeWorldwide$237k - $296k
...generations. Role Summary We are seeking a high-caliber Sr. Staff Design Verification Engineer to join our ADAS and Inference Silicon team. You will be... ...Experience: Typically 10+ years of industry experience in ASIC design verification. Engineers who have seen multiple chips...SuggestedFull timeContract workTemporary workPart timeLocal areaShift workNight shift$170k - $235k
...actively developing the technologies to make this possible, with the ultimate goal of enabling human life on Mars. SR. ASIC DESIGN VERIFICATION ENGINEER (STARSHIELD) Starshield leverages SpaceX’s Starlink technology and launch capability to support national security...SuggestedTemporary workWeekend work$106.4k - $172.15k
...Design Verification Engineer At Palo Alto Networks®, we're united by a shared mission—to protect our digital way of life. We thrive at the intersection... .... Your Career As a Design Verification engineer on the ASIC team, you will ensure that the ASICs in our groundbreaking...Full timeCasual workWork at office$116k - $166k
...products loved by millions worldwide, and leverage your design and verification expertise to verify complex digital designs, with a... .... As an Application‑Specific Integrated Circuit (ASIC) Design Verification Engineer, you will be part of a team developing ASICs used to...Worldwide- NVIDIA Gruppe is seeking a Low Power Design/Verification ASIC Engineer for New College Grad 2026 in Santa Clara, California. This role involves collaboration with architecture, design, and software teams to establish power-management solutions for NVIDIA’s advanced products...
- ...Design Verification Engineer Location: Sunnyvale, CA Visa Type: C2C allowed We need someone with experience either in Block or SoC level... ...strong C/ C++ coding skills Required: ~7+ years of ASIC verification experience ~ UVM/System Verilog ~ VCS simulator...
- ...Design Verification Engineer Sunnyvale, CA Do you want to be part of the AI revolution? Do you want to think out of the box, thriving on challenges... ...complex project. Advanced knowledge of standard ASIC design and verification flows, simulation and testbench development...Work at office
$126.8k - $220.9k
Wireless PHY Design Verification Engineer Join Apple's Wireless Connectivity team developing state-of-the-art WiFi SoCs that power hundreds of millions... ..., DSP, or digital communication systems. Knowledge of ASIC verification flows with SystemVerilog / UVM including testbench...WorldwideRelocation$126.8k - $220.9k
...technology from concept through production. As a Wireless Design Verification Engineer, you'll ensure first‑time‑right silicon success through sophisticated... ...requirement of a bachelor’s degree. Experience with ASIC verification or complex digital IP development. Experience...WorldwideRelocation$116k - $166k
...helpful experiences. We research, design, and develop new technologies... ...'s degree in Electrical Engineering, Computer Science, a related... ...creating and utilizing UVM-based verification environments. Experience with... .... Familiarity with ASIC standard interfaces and memory...Worldwide$181.1k - $318.4k
...is the ideal place for you. Description As a Wireless MAC Design Verification Engineer, you’ll be instrumental in our WCS group’s verification initiatives... ...for candidates with hands‑on experience in the entire ASIC design verification cycle, preferably with expertise in...Relocation$138k - $198k
...Bachelor's degree in Electrical Engineering, Computer Science, a related... ...and utilizing UVM-based verification environments. Experience with... ...applications. Familiarity with ASIC standard interfaces and... ...verification of complex digital design blocks by analyzing specifications...- ...company that specializes in the design of industry-leading high-performance... ...a senior member of Tensordyne's ASIC team, you will lead all phases of ASIC verification and will be responsible for the... ...of working closely with design engineers to stay abreast of the...Work at officeRemote workFlexible hours
$135k - $155k
...possible, with the ultimate goal of enabling human life on Mars. DESIGN VERIFICATION ENGINEER (SILICON ENGINEERING) At the company we’re leveraging our... ..., architecture, design, validation, product engineering, ASIC implementation). In this role, you will be developing...Permanent employmentTemporary workWorldwide$150k - $165k
...Sr Design Verification Engineer Full-time: Salary + Benefits + Bonuses / Contractor Work Status: US citizen or Lawful Permanent Resident. Location: Sunnyvale CA Digital ASIC Verification Engineer We are looking for an experienced Digital ASIC...Permanent employmentFull timeFor contractorsLocal area$112.2k - $242k
A leading tech company in Mountain View is seeking a Design Verification Engineer to architect verification environments for ASIC SoCs. The ideal candidate will have a minimum of 8 years of experience and a deep knowledge of verification processes. Responsibilities include...Full time$170k - $235k
A leading aerospace company is seeking a Sr. ASIC Design Verification Engineer for its Starshield team in Palo Alto, California. The role involves developing advanced digital ASICs for national security applications. Candidates should have a Bachelor's in engineering, 5...$135k - $155k
SPACE EXPLORATION TECHNOLOGIES CORP in Sunnyvale, CA is looking for a motivated Design Verification Engineer to develop cutting-edge next-generation ASICs. In this role, you will be responsible for digital ASIC verification, write test plans, and automate test generation...$132k - $189k
A leading technology company is seeking an ASIC Formal Verification Engineer in Sunnyvale, CA. This role involves shaping the future of AI/ML hardware with a focus on TPU technology. Candidates should have a Bachelor's degree in Electrical Engineering or a related field...$116k - $166k
Google Inc. is seeking an ASIC Design Verification Engineer in Sunnyvale, California, to shape the future of AI/ML hardware acceleration. You will work with cutting‑edge TPU technology, verifying complex designs and ensuring operational excellence in data centers. This...$250k - $280k
...Principal Design Verification Engineer Bolt Graphics is a semiconductor startup based in Sunnyvale, CA building the fastest and most efficient... ...Engineering or related field ~12–15 years of experience in ASIC/SoC design verification ~ Proven experience leading verification...Work at officeWork from home- A leading technology company is seeking a Cellular ASIC Design Engineer to develop and optimize the design and methodology for integrated circuits in advanced process technologies. The role requires a strong VLSI background, with responsibilities including timing closure...
$75 - $80 per hour
A leading aerospace company is seeking an Electrical Design and Analyst Engineer to work in Mountain View, CA. This contract role focuses on ASIC/FPGA verification, requiring expertise in SystemVerilog and a Bachelor's degree in a relevant field. You will be responsible...Hourly payContract work$150k - $165k
Encore Semi Llc in Sunnyvale, CA is seeking a Sr Design Verification Engineer to oversee digital system verification, focusing on ARM-based CPUs and DSP blocks. Candidates should possess over 10 years of ASIC verification experience, and strong expertise in SystemVerilog...Full time- ...ASIC Design Engineer III This role has been designed as 'Onsite' with an expectation that you will primarily work from an HPE office.... ...or System Verilog Write functional coverage/SVA to help verification catch corner case bugs. You will work with the Physical...Work experience placementWork at office
$155k - $185k
...United States Digital Space LLC is looking for a Physical Design Engineer II in Sunnyvale, California. The role involves developing cutting-edge ASICs and collaborating with cross-disciplinary teams to maximize the performance of the Starlink network. Candidates should...- ...Responsibilities • To help develop an ASIC for our automotive and Data Center artificial... ...Architecture definition and modeling, verification test plan and testbench. • Developing... ...or PhD with 8+ years, 5+ years in ASIC design team lead. • Experience in logic...
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to ASIC Design Verification Engineer. Be the first to apply!
- senior design verification engineer Mountain View, CA
- senior software design engineer Mountain View, CA
- product engineering manager Mountain View, CA
- product design engineer Mountain View, CA
- soc design engineer Mountain View, CA
- new product engineer Mountain View, CA
- design engineer Mountain View, CA
- manufacturing design engineer Mountain View, CA
- product engineer Mountain View, CA
- cad design engineer solidworks Mountain View, CA

