Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

ASIC Design Verification Engineer

$175k - $215k

Waymo

ASIC Design Verification Engineer

Waymo is an autonomous driving technology company with the mission to be the world's most trusted driver. Since its start as the Google Self-Driving Car Project in 2009, Waymo has focused on building the Waymo Driver—The World's Most Experienced Driver™—to improve access to mobility while saving thousands of lives now lost to traffic crashes. The Waymo Driver powers Waymo's fully autonomous ride-hail service and can also be applied to a range of vehicle platforms and product use cases. The Waymo Driver has provided over ten million rider-only trips, enabled by its experience autonomously driving over 100 million miles on public roads and tens of billions in simulation across 15+ U.S. states.

Waymo's Compute Team is tasked with a critical and exciting mission: We deliver the compute platform responsible for running the fully autonomous vehicle's software stack. To achieve our mission, we architect and create high-performance custom silicon; we develop system-level compute architectures that push the boundaries of performance, power, and latency; and we collaborate closely with many other teammates to ensure we design and optimize hardware and software for maximum performance. We are a multidisciplinary team seeking curious and talented teammates to work on one of the world's highest performance automotive compute platforms.

This role follows a hybrid work schedule and you will report to a Silicon Engineering Lead

You will:

  • Partner with design and architecture teams to translate hardware specifications into comprehensive, scalable verification plans
  • Drive the development of testbenches, reference models, and stimulus to validate mission-critical functionality and performance
  • Architect and enhance verification environments, contributing to shared tools and reusable methodologies across the organization
  • Evaluate, integrate, and verify third-party Verification IP (VIP) to accelerate the development cycle
  • Define and analyze coverage metrics (functional and code) to ensure design readiness and closure
  • Advocate and establish verification best-practices

You have:

  • 3+ years of experience building and maintaining complex testbenches using UVM/SystemVerilog
  • Proven track record with constrained-random generation, functional coverage, and SVA (SystemVerilog Assertions)
  • Deep understanding of complex digital logic and the ability to debug intricate hardware/software interactions
  • Proficiency in Python for developing scalable automation frameworks, data analysis tools, and regression management suites
  • Excellent verbal and written communication skills, ability to collaborate with cross-functional teams
  • Strong analytical skills in root-causing failures across RTL, testbench, and environment layers

We prefer:

  • Experience spanning initial specification through post-silicon bring-up and validation
  • Familiarity with power-aware verification (UPF), formal verification, or hardware-software co-validation
  • Domain expertise in ML accelerators, high-speed interconnects (NoCs), or high-bandwidth memory
  • Experience with C/C++ for reference model development and enhancement
  • Hands-on experience with industry-standard interfaces such as PCIe Gen 5/6, DDR5, or Ethernet
  • Interest or experience in leveraging Generative AI and LLMs to accelerate verification workflows, such as automated testbench generation, documentation, or failure log analysis

The expected base salary range for this full-time position across US locations is listed below. Actual starting pay will be based on job-related factors, including exact work location, experience, relevant training and education, and skill level. Your recruiter can share more about the specific salary range for the role location or, if the role can be performed remote, the specific salary range for your preferred location, during the hiring process.

Waymo employees are also eligible to participate in Waymo's discretionary annual bonus program, equity incentive plan, and generous Company benefits program, subject to eligibility requirements.

Salary Range $175,000—$215,000 USD

Vacancy posted 2 days ago
Similar jobs that could be interesting for youBased on the ASIC Design Verification Engineer in Mountain View, CA vacancy
  • $237k - $296k

     .... Role Summary We are seeking a high-caliber Sr. Staff Design Verification Engineer to join our ADAS and Inference Silicon team. You will be responsible...  ...Experience: Typically 10+ years of industry experience in ASIC design verification. Engineers who have seen multiple chips... 
    Suggested
    Full time
    Contract work
    Temporary work
    Part time
    Local area
    Shift work
    Night shift

    Rivian

    Palo Alto, CA
    2 days ago
  • $152.5k - $219.2k

     ...help each other grow. Because full product development—from design to qualification to production—is within our team, we’re...  ...the future of the digital world. Your Impact As an ASIC Design Verification Engineer, you will play a critical role in developing Cisco’s... 
    Suggested
    Full time
    Temporary work
    Local area
    Flexible hours

    Cisco

    San Jose, CA
    4 days ago
  • $106.4k - $172.15k

     ...Design Verification Engineer At Palo Alto Networks®, we're united by a shared mission—to protect our digital way of life. We thrive at the intersection...  .... Your Career As a Design Verification engineer on the ASIC team, you will ensure that the ASICs in our groundbreaking... 
    Suggested
    Full time
    Casual work
    Work at office

    Palo Alto Networks

    Santa Clara, CA
    4 days ago
  • $152.5k - $219.2k

     ...shaping Cisco's revolutionary solutions for data centers by designing some of the most complex chips being developed in the...  ...company in the world! What You'll Do As an ASIC Design Verification Engineer, you will play a critical role in developing Cisco's revolutionary... 
    Suggested
    Full time
    Temporary work
    Local area
    Flexible hours

    Webex Events (formerly Socio)

    San Jose, CA
    2 days ago
  • $200k - $300k

     ...Senior ASIC Design Verification Engineer Join Ethernovia's team to make a lasting impact on the future of packet processor-centric networking solutions to support the real-time sensor, Physical AI, and control data demands of software-defined autonomy across vehicles... 
    Suggested
    Flexible hours

    Ethernovia

    San Jose, CA
    2 days ago
  •  ...Design Verification Engineer Location: Sunnyvale, CA Visa Type: C2C allowed We need someone with experience either in Block or SoC level...  ...strong C/ C++ coding skills Required: ~7+ years of ASIC verification experience ~ UVM/System Verilog ~ VCS simulator... 

    Omega Solutions Inc

    Sunnyvale, CA
    2 days ago
  •  ...Design Verification Engineer Sunnyvale, CA Do you want to be part of the AI revolution? Do you want to think out of the box, thriving on challenges...  ...complex project. Advanced knowledge of standard ASIC design and verification flows, simulation and testbench development... 
    Work at office

    Baidu

    Sunnyvale, CA
    1 day ago
  • $120k - $243k

     ...ASIC verification engineer This role has been designed as ‘’Onsite’ with an expectation that you will primarily work from an HPE office. Who We Are: Hewlett Packard Enterprise is the global edge-to-cloud company advancing the way people live and work. We help... 
    Work experience placement
    Work at office
    Local area
    Immediate start

    HPE

    Sunnyvale, CA
    10 hours ago
  • $135k - $155k

     ...possible, with the ultimate goal of enabling human life on Mars. DESIGN VERIFICATION ENGINEER (SILICON ENGINEERING) At the company we’re leveraging our...  ..., architecture, design, validation, product engineering, ASIC implementation). In this role, you will be developing... 
    Permanent employment
    Temporary work
    Worldwide

    United States Digital Space LLC

    Sunnyvale, CA
    4 days ago
  • $108k - $172.8k

     ...Account) 2. If you already have a Candidate Account, please Sign-In before you apply. Job Description: Design Verification Engineer Broadcom's ASIC Products Division (APD), a worldwide leader in the design of complex custom ASICs and embedded IP, is looking for... 
    Local area
    Worldwide

    Broadcom Corporation

    San Jose, CA
    1 day ago
  •  ...Position: Design Verification Engineer Location: Milpitas, CA Contract Type: Contract & Fulltime Senior ASIC Verification Engineer We are seeking experienced Senior Verification Engineers to join our rapidly expanding team, driving breakthrough... 
    Full time
    Contract work

    Futran Tech Solutions Pvt. Ltd.

    Milpitas, CA
    10 hours ago
  •  ...and Oracle. THE PERSON: We are seeking a high-impact Design Verification Engineer with strong technical depth, ownership, and the ability to drive verification closure on complex, high-performance ASIC designs. The ideal candidate brings hands-on verification... 

    Advanced Micro Devices , Inc.

    Santa Clara, CA
    4 days ago
  • $120k - $240k

     ...inference. Key Responsibilities Work with architects, designers, post-silicon, and software engineers, to ensure a high-quality design that works for silicon. Develop and implement verification strategies, detailed tests, and coverage plans based on micro-architecture... 
    Remote work

    CEREBRAS SYSTEMS INC.

    Sunnyvale, CA
    1 day ago
  •  ...Have Skills: Solid minimum 8 + years Design Verification Experience Verification Experience...  ..., self-motivative Design Verification Engineer to join our growing team. As a key...  ...verification libraries like UVM ~10+years of ASIC design verification experience ~... 

    Varite

    Santa Clara, CA
    2 days ago
  • $105.65k - $149.15k

     ...About the Role Intel is seeking a New College Graduate Design Verification Engineer for the Silicon Chassis team. In this role, you will contribute...  ...Product Enablement (IP, tools, and methodologies), Custom ASIC (leveraging existing IP for custom silicon), and Foundry... 
    Work experience placement
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    3 days ago
  •  ...Job Title: Design verification Engineer Location: San Jose CA (Complete Onsite) Contract: 10+ Months Experience range - 5 to 15 years...  ...engineering, accompanied by a minimum of 8 years of experience in ASIC or a related field, or a Master's Degree in Electrical or... 
    Contract work
    Immediate start
    Night shift

    Apolis

    San Jose, CA
    3 days ago
  •  ...Design Verification Engineer Location: Mountain View CA Strong understanding of SV and UVM and good debugging skills. Understanding of AMBA protocols. Understand design specs and develop test plans based on functional and architectural requirements. Build... 

    Kasmo Global

    Mountain View, CA
    2 days ago
  •  ...Design Verification Engineer Responsibilities will include developing the verification environment; developing test plans and verifying the function of the ASIC/FPGA at both the full chip and block level. Skills: - Minimally, we are looking for someone with 1. Min... 

    Software Technology Inc

    Santa Clara, CA
    2 days ago
  •  ...electronics systems and semiconductors where AI can design and create beyond human cognitive limits....  ...tools for silicon design by combining deep verification expertise with modern AI systems. As a Senior Verification Engineer, your role isn't just verifying chips but... 

    Voltai, Inc

    Palo Alto, CA
    2 days ago
  • $138k - $317.8k

     ...create scalable, secure, and user-friendly applications. As we continue to grow, we’re looking for a skilled  Principal Design Verification Engineer – UAL & PCIe Subsystems  to join our dynamic team and contribute to our mission of transforming business processes... 
    Full time
    Local area
    Immediate start
    Visa sponsorship
    Relocation package

    Bright Vision Technologies

    Santa Clara, CA
    4 days ago
  • $87.4k - $132k

     ...Position: Design Verification Engineer (eInfochips Inc) Job Description: What You'll Be Doing: Strong SV/UVM expertise AXI/NOC/Ethernet...  ...Responsible for architecting Verification Environment for ASIC SoC and providing verification support from defining verification... 
    Hourly pay
    Full time
    Temporary work
    Work experience placement
    Work at office
    Night shift

    Arrow Electronics, Inc.

    San Jose, CA
    21 hours ago
  • $168k - $336k

     ...JR101740 Senior Design Verification Engineer Our vision is to transform how the world uses information to enrich life for all. Micron Technology is...  ...and skill‑based tools. Strong and relevant expertise with ASIC simulation tools and sophisticated verification methods. System... 
    Full time
    Local area
    Relocation
    Shift work

    Micron Technology

    San Jose, CA
    4 days ago
  • $164.47k - $311.89k

     ...Description: About the Role Intel is seeking a Senior Design Verification Engineer for the Silicon Chassis team. In this role, you will own...  ...Product Enablement (IP, tools, and methodologies), Custom ASIC (leveraging existing IP for custom silicon), and Foundry Enablement... 
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    3 days ago
  •  ...Senior Design Verification Engineer Location: On-site in Santa Clara, CA Job Type: Full-Time Client is an innovative high-tech startup delivering...  ...using SystemVerilog and UVM. Strong experience in ASIC design verification flows and DV methodologies. Experience... 
    Full time

    InterSources

    Santa Clara, CA
    2 days ago
  •  ...ASIC Verification Engineer Join a fast-growing, well-funded silicon, systems, and solutions company pioneering a new category of semiconductor...  ...Help develop test plan definition Micro-architecture design verification, RTL verification, and documentation Top-level... 

    InterSources

    San Jose, CA
    10 hours ago
  • $150k - $160k

     ...Immediate need for a talented Senior Design Verification Engineer . This is a Fulltime opportunity with long-term potential and is located in...  ...Requirements and Technology Experience: ~ Must have skills: ASIC/SoC Design Verification, SystemVerilog, UVM, and... 
    Full time
    Local area
    Immediate start

    Pyramid Consulting

    San Jose, CA
    4 days ago
  • $150k - $220k

     ...Design Verification Engineer Bolt Graphics is a semiconductor startup based in Sunnyvale, CA building the fastest and most efficient graphics processors. We pride ourselves on our first principles approach to solving problems. We are energized by our mission to reduce... 
    Work at office
    Work from home

    Bolt Graphics

    Sunnyvale, CA
    3 days ago
  •  ...onsite at our Santa Clara, CA headquarters 3 days per week. Design Verification Engineer, Senior Staff Responsible for developing and executing SoC...  ...knowledge of verification methodologies such as UVM/OVM. Hands‑on ASIC‑SoC design verification tests and debug experience. Fluency... 
    3 days per week

    MixMode

    Santa Clara, CA
    4 days ago
  •  ...Clara, CA headquarters 3 days per week. The role Senior Staff Design Verification Engineer What you will do We want to build a company and a culture...  ...verification methodologies such as UVM/OVM etc. Hands on ASIC-SoC Design verification tests and debug experience. Fluency... 
    3 days per week

    d-Matrix

    Santa Clara, CA
    4 days ago
  •  ...involved in the microarchitectural design and RTL implementation of...  ...synthesis, timing analysis, verification, physical design integration,...  .... Work closely with test engineers to implement design-for-test...  ...Proven background experiences in ASIC design. Knowledge of industry... 

    Advanced Micro Devices , Inc.

    San Jose, CA
    21 hours ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to ASIC Design Verification Engineer. Be the first to apply!