Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Design Verification Engineer - APS

Texas Instruments Inc

Change the world. Love your job. Texas Instruments is seeking Design Verification Engineer. In this role you will confirm the accuracy of designs for analog and mixed signal electronic parts, components, or integrated circuitry for analog and mixed signal electronic equipment and other hardware systems before pattern generation/mask development. The role will require working independently from the product development team who designed the devices to confirm adherence to known design rules, procedures, and best practices. Additional job functions include analyzing equipment to establish operating data and conducting experimental tests and evaluating results to confirm the device meets all requirements in the specifications. You may also run software simulations, selecting components and equipment based on analysis of specifications and reliability. As a Design Verification Engineer you may also review vendor capability to support product development. Requires a BS degree or equivalent experience in the design of equipment, components or circuitry.Why TI?Engineer your future. We empower our employees to truly own their career and development. Come collaborate with some of the smartest people in the world to shape the future of electronics.We're different by design. Diverse backgrounds and perspectives are what push innovation forward and what make TI stronger. We value each and every voice, and look forward to hearing yours. Meet the people of TIBenefits that benefit you. We offer competitive pay and benefits designed to help you and your family live your best life. Your well-being is important to us. Please find our country-specific benefits hereAbout Texas Instruments Texas Instruments Incorporated (Nasdaq: TXN) is a global semiconductor company that designs, manufactures and sells analog and embedded processing chips for markets such as industrial, automotive, data center, personal electronics and communications equipment. At our core, we have a passion to create a better world by making electronics more affordable through semiconductors. This passion is alive today as each generation of innovation builds upon the last to make our technology more reliable, more affordable and lower power, making it possible for semiconductors to go into electronics everywhere. Learn more at TI.com. Texas Instruments is an equal opportunity employer and supports a diverse, inclusive work environment. All qualified applicants will receive consideration for employment without regard to race, color, religion, creed, disability, genetic information, national origin, gender, gender identity and expression, age, sexual orientation, marital status, veteran status, or any other characteristic protected by federal, state, or local laws. If you are interested in this position, please apply to this requisition. TI does not make recruiting or hiring decisions based on citizenship, immigration status or national origin. However, if TI determines that information access or export control restrictions based upon applicable laws and regulations would prohibit you from working in this position without first obtaining an export license, TI expressly reserves the right not to seek such a license for you and either offer you a different position that does not require an export license or decline to move forward with your employment.Minimum requirementsMinimum education (i.e., bachelor's degree in electrical engineering)Minimum of 8+ years of experiencePreferred qualifications:Preferred qualifications:Experience using UVM, Verilog, SystemVerilog, PythonDeveloping verification strategies, and building scalable UVM-based testbenchesDrive functional and code coverage to closure Participate in code and testbench reviews, mentor junior team members, and contribute to methodology improvementsStrong background with EDA design tools and UNIX design environmentUnderstanding of analog circuits and systems, particularly power systemsExperience with formal verification methods and toolsAbility to establish strong relationships with key stakeholders critical to success, both internally and externally Strong verbal and written communication skills and an ability to work directly with customersAbility to quickly ramp on new systems and processesDemonstrated strong interpersonal, analytical and problem-solving skillsAbility to work in teams and collaborate effectively with people in different functionsAbility to take the initiative and drive for resultsStrong time management skills that enable on-time project deliveryAbility to establish strong relationships with key stakeholders critical to success, both internally and externallyStrong verbal and written communication skillsAbility to quickly ramp on new systems and processesDemonstrated strong interpersonal, analytical and problem-solving skillsAbility to work in teams and collaborate effectively with people in different functionsAbility to take the initiative and drive for resultsStrong time management skills that enable on-time project deliveryFull timePosting Date: 2026-04-23

Vacancy posted 2 days ago
Similar jobs that could be interesting for youBased on the Design Verification Engineer - APS in Santa Clara, CA vacancy
  • $190k - $230k

     ...ultra high-speed inference.Key ResponsibilitiesWork with architects, designers, post silicon and software engineers to ensure a high-quality design that works for silicon.Develop and implement verification strategies, detailed tests and coverage plans based on micro-... 
    Suggested

    Cerebras Systems

    Sunnyvale, CA
    5 days ago
  •  ...Employment Type: Full TimeIndustry: Computer SoftwareClient: WiproContact: Meghana GorusuCompany: SRI Tech SolutionsJob Title:Design Verification EngineerLcation: Sunnyvale CA /Redmond WA/ Austin TX Onsite (Hybrid) Role NO Remote AllowedKey Responsibilities:NO 18+ yrs... 
    Suggested
    Full time
    For contractors
    Remote work

    SRI Tech

    Sunnyvale, CA
    5 days ago
  • $138k - $198k

    Plan the verification of complex digital design blocks by fully understanding the design specification and interacting with design engineers to identify important verification scenarios.Create and enhance constrained-random verification environments using SystemVerilog... 
    Suggested
    Worldwide

    Google

    Sunnyvale, CA
    3 days ago
  • $167.7k - $245.2k

     ...and help each other grow. Because full product development—from design to qualification to production—is within our team, we’re able...  ...the digital world.Your ImpactSet vision and strategy for ASIC verification methodology and execution across multiple programs and product... 
    Suggested
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    1 day ago
  •  ...enterprise environments, including Goldman Sachs, IBM Cloud, Microsoft Azure, and Oracle.THE PERSON:We are seeking a high‑impact Design Verification Engineer with strong technical depth, ownership, and the ability to drive verification closure on complex, high‑performance ASIC... 
    Suggested

    AMD

    Santa Clara, CA
    2 days ago
  • $100k

     ...problems. We are growing our team and looking for contributors of all seniorities. Tenstorrent is seeking a SoC Physical Design Verification Engineer to drive full-chip signoff and ensure manufacturable, high-quality silicon across advanced technology nodes. You’ll lead... 
    Permanent employment
    Full time

    Tenstorrent

    Santa Clara, CA
    3 days ago
  •  ...high-performance computing, cloud, and AI. Whether you’re designing next-gen processors, enabling AI breakthroughs, or creating...  ...ROLE: We are looking for an adaptive, self-motivated design verification engineer to join our growing team. As a key contributor, you will be... 

    AMD

    San Jose, CA
    4 days ago
  • Position:Design Verification Engineer (Einfochips)Job Description:Experience: 6+ YearsLocation: San Jose CAJob Description:What candidate will Be Doing:At-least 6+ years of experience in System Verilog HVL and C++/CAt-least 6+ year of experience in UVM.Experience in complete... 
    Full time
    Work at office

    Arrow ECS

    San Jose, CA
    4 days ago
  • $165k - $241.4k

     ...Switching, Routing, and Wireless products. We design networking hardware for enterprises,...  ...ImpactParticipate in the ASIC design verification for Cisco high-end switching products....  ...electrical/computer science/computer engineering/related degree and 7+ years of related... 
    Full time
    Temporary work
    Local area
    Worldwide
    Flexible hours

    CISCO Systems

    San Jose, CA
    2 days ago
  • $180.2k - $297.2k

     ...by millions of people around the world. Come build with us!Role and ResponsibilitiesWe are seeking a highly skilled GPU Design Verification Engineer (GCDV) to join our team at SARC/ACL. As a key member of our team, you will concentrate on graphics core verification, with... 
    Hourly pay
    Full time
    Relocation

    Samsung Semiconductor

    San Jose, CA
    2 days ago
  •  ...beyond. Together, we advance your career. THE ROLE:This is an exciting opportunity to work in the AMD SOC Verification Team as Silicon Design Verification Engineer where you will work with a team and experts in verification.THE PERSON: The candidate will have an opportunity... 

    AMD

    San Jose, CA
    4 days ago
  • $151k - $251.8k

     ...performance computing devices consumed by millions of people around the world. Come build with us!Role and ResponsibilitiesAs a Design Verification Engineer, you will contribute to the verification of System IP, including coherent interconnects and caches. The ideal candidate... 
    Hourly pay
    Full time
    Relocation

    Samsung Semiconductor

    San Jose, CA
    5 days ago
  • $106.4k - $172.15k

     ...problem-solving, stronger relationships, and the kind of precision that drives great outcomes.Job SummaryYour Career As a Design Verification engineer on the ASIC team, you will ensure that the ASICs in our groundbreaking next-generation firewall products meet or exceed... 
    Full time
    Casual work
    Work at office

    Palo Alto Networks

    Santa Clara, CA
    2 days ago
  • $141.91k - $200.34k

    Job Details:Job Description: Intel is seeking a Design Verification Engineer for the Silicon Chassis team. In this role, you will contribute to verification of next-generation interconnect and chassis IPs that scale across multiple product families. You will work closely... 
    Full time
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    5 days ago
  •  ...joining us to collaborate, contribute, and revolutionize AI silicon and system.DescriptionWe are looking for an experienced design verification engineer to join our SoC team at Baidu’s Sunnyvale office. The successful candidate will be a motivated self-starter who will... 
    Work at office

    Baidu

    Sunnyvale, CA
    3 days ago
  •  ...SoC Design Verification Engineer Location: San Jose, CA Remote/Onsite: Onsite Types of Hire: Fulltime We are looking for a highly skilled SoC/Performance DV engineer to drive system-level validation and performance characterization of complex SoCs. The role... 
    Full time
    Local area
    Remote work
    Night shift

    E-Solutions

    San Jose, CA
    2 days ago
  •  ...Design Verification Engineer Immediate need for a talented Design Verification Engineer. This is a fulltime opportunity with long-term potential and is located in San Francisco, CA (Onsite). Key Requirements and Technology Experience: ~6+ years of experience with... 
    Full time
    Immediate start

    Pyramid Consulting

    San Jose, CA
    3 days ago
  • Job Ti tle: Design Verification Engineer Location: Sunnyvale, CA Job Type: Full-time Work Arrangement: Onsite role, Work from Client Office - 5 days a week Interview: Two rounds of Video interview Job Description: We are seeking a talented and experienced Design Verification... 
    Full time
    Work at office

    Abode Tech Zone

    Sunnyvale, CA
    1 day ago
  • $73 - $83 per hour

    JOB TITLE: Design Verification Engineer LOCATION: Sunnyvale, CA (Hybrid; 3 days in office/week) DURATION: 6 months with possible extension PAY RANGE: $73 - $83/hr. TOP 3 SKILLS: SystemVerilog / UVM testbench development. Functional coverage, assertion-based verification... 
    Hourly pay
    Full time
    Work at office
    3 days per week

    Ursus Inc

    Sunnyvale, CA
    3 days ago
  •  ...modems and transceiver link controllers that power communication for millions of users worldwide. Description As a Design Verification Engineer, you'll be at the center of our silicon design group's verification efforts, ensuring the quality and reliability of... 
    Worldwide
    Night shift

    Apple

    Sunnyvale, CA
    4 days ago
  •  ...Enterprise Technologies Inc. is a recognized provider of professional IT Consulting services in the US. We are actively seeking Design Verification Engineer for one of our client, Please share your resume with current location & full contact info Job Title: Design... 

    Rootshell Enterprise Technologies

    Santa Clara, CA
    3 days ago
  • $120k - $200k

     ...one of their most valuable assets. About the team The Design Verification team works on the RDU, SambaNova's chip for machine learning...  ...alongside architects, RTL designers, and firmware engineers, and take ownership of verification plans from first draft through... 
    Full time
    Temporary work
    Local area
    Flexible hours

    SambaNova

    San Jose, CA
    1 day ago
  • $129.3k - $194.7k

     ...Design Verification Engineer Imagine what you could do here. At Apple, new ideas have a way of becoming extraordinary products, services, and customer experiences very quickly. Bring passion and dedication to your job and there's no telling what you could accomplish... 
    Internship
    Relocation

    Apple

    Santa Clara, CA
    5 days ago
  • $87.4k - $132k

     ...Position: Design Verification Engineer (eInfochips Inc) Job Description: What You'll Be Doing: Strong SV/UVM expertise AXI/NOC/Ethernet/PCIe/UCIe Switch expertise is needed CPU ARM/RISC-V with C knowledge Regression & Coverage Closure What We Are... 
    Hourly pay
    Full time
    Temporary work
    Work experience placement
    Work at office
    Local area
    Night shift

    Arrow ECS

    San Jose, CA
    14 hours ago
  • Job Title: Interface Design Verification Engineer Location: San Jose, CA Job Description: Looking for engineers with strong protocol expertise to verify industry-standard interface IPs such as PCIe, DDR, Ethernet, USB, etc. Key Responsibilities: Verify interface IPs... 

    SWITS DIGITAL Private Limited

    San Jose, CA
    4 days ago
  •  ...of-the-art testbench development such as UVM methodology - Experience in design verification with UVM and SystemVerilog is a MUST Technical Description: As a Design Verification Engineer you will contribute to the functional verification of GPU Subsystems such as... 
    H1b
    Local area
    3 days per week

    BayOne Solutions

    San Jose, CA
    4 days ago
  •  ...detail? As part of our Silicon Technologies group, you'll help design and manufacture our next-generation, high-performance, power...  ...the things they love with their devices. The DFT Design Verification Engineer will be on a team which is responsible for the complete DFT... 

    Apple

    Cupertino, CA
    5 days ago
  • $70 - $85 per hour

     ...Months Top Must Have Skills: Solid minimum 8 + years Design Verification Experience Verification Experience with DDR5 Controller /...  ...looking for an adaptive, self-motivative Design Verification Engineer to join our growing team. As a key contributor, you will be... 
    Hourly pay
    Contract work

    US Tech Solutions

    Santa Clara, CA
    2 days ago
  • $75k - $275k

     ...Design Verification Engineer We are looking for talented Design Verification Engineers to help verify and deliver Velaura's next-generation Physical AI SoC. In this role, you will work closely with architects, RTL engineers, software engineers, and system teams to... 
    Flexible hours

    Auradine

    Santa Clara, CA
    4 days ago
  •  ...Job Title Architect and create verification environments using System-Verilog and Universal verification methodology-UVM IPs and SoCs with embedded CPUs and analog mixed-signal interfaces. Develop test plans and coverage metrics from specifications and writing block... 

    Accede Solutions Inc.

    Santa Clara, CA
    1 day ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Design Verification Engineer - APS. Be the first to apply!