Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Senior CPU Gate-Level Synthesis Engineer

Apple Inc.

Apple's Silicon Engineering Group (SEG) is seeking a CPU Gate Level Synthesis Engineer to drive early-stage development of high-performance, low-power CPUs. You will run RTL to gate-level synthesis and seek opportunities to optimize timing, power, and area while collaborating across RTL, physical design and DFT teams. The role requires a BS and 10+ years in digital logic, RTL synthesis and physical design, with preferred CPU implementation experience and scripting skills in Tcl, Perl or Python. #J-18808-Ljbffr Apple Inc.

Vacancy posted 1 day ago
Similar jobs that could be interesting for youBased on the Senior CPU Gate-Level Synthesis Engineer in Santa Clara, CA vacancy
  • $184.7k - $324.8k

     ...than we found it. Join us to help deliver groundbreaking Apple products!Apple’s Silicon Engineering Group (SEG) is looking for a hardworking engineer for our CPU Gate Level Synthesis role to assess and optimize design quality. In this role, the candidate would be a part... 
    Suggested
    Relocation

    Apple Inc.

    Santa Clara, CA
    1 day ago
  • $198.7k - $298.1k

    Company:Qualcomm Technologies, Inc.Job Area:Engineering Group, Engineering Group > CPU EngineeringGeneral Summary:We are hiring talented engineers for RISCV...  ...collaboration with the CPU modeling teamDevelop high-level architecture and microarchitecture specifications that... 
    Senior
    Work experience placement
    Work from home

    Qualcomm

    Santa Clara, CA
    5 days ago
  • $136k - $218.5k

     ...intelligence. We are now looking for a motivated Senior DTCO Engineer, CPU Physical Design to join our dynamic...  ...choices for next-generation CPUs.Run synthesis, place-and-route, and static timing...  ...is 136,000 USD - 218,500 USD for Level 3, and 168,000 USD - 264,500 USD for Level... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    3 days ago
  •  ...Santa Clara, CA invites an experienced CPU Logic Equivalence Check (LEC) Engineer to own the sign-off of Apple’s high‑performance...  ...verification across blocks and top levels. The role requires a BS degree and 10+ years in RTL‑to‑gate formal verification with Conformal or... 
    Senior
    Relocation

    Apple Inc.

    Santa Clara, CA
    1 day ago
  • $168k - $264.5k

     ...where first-principles thinking and engineering judgement at the highest level translate directly into product outcomes...  .... Our team gets every GPU, SoC, and CPU silicon program from first power-on...  ...-volume production. We are hiring a Senior System Level Testability Engineer to... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    2 days ago
  • $152k - $241.5k

    We are currently seeking a Senior Developer Technology Engineer, CPU Performance!Would you enjoy researching new algorithms and discovering new techniques...  ...(cache DRAM, storage.)Hands-on experience with low-level parallel programming, vectorization, CPU intrinsics and... 
    Senior
    Full time
    Remote work

    Nvidia

    Santa Clara, CA
    5 days ago
  • NVIDIA in Santa Clara, California is seeking a Senior DTCO Engineer, CPU Physical Design to join our growing team. You will evaluate advanced process technologies, perform synthesis, place-and-route, and timing analysis, and coordinate with foundry, IP, and hardware teams... 
    Senior

    NVIDIA

    Santa Clara, CA
    4 days ago
  •  ...securing systems at the foundation levels of hardware, independent of...  ...takes more than great engineering—it takes a team of exceptional...  ...chipThorough understanding of CPU and its debug architecture, as...  ...EngineeringExperience level: Mid-Senior LevelIndustry: Semiconductors
    Senior

    Axiado Corporation

    San Jose, CA
    3 days ago
  • $184.7k - $324.8k

     ...CPU Logic Equivalence Check (LEC) Engineer Santa Clara, California, United States Hardware Imagine what...  ...for a hardworking engineer for CPU gate level verification team. In this role, the...  ...(VCLP) Working knowledge of synthesis tools and flows and Perl and TCL scripting... 
    Relocation

    Apple Inc.

    Santa Clara, CA
    1 day ago
  • $168k - $264.5k

    We are now looking for a Senior Circuit Timing Engineer!NVIDIA stands at the intersection...  ...and detailed transistor-level analysis.Develop timing...  ...low power circuits (power gating, decaps, multi-vt, etc..) is...  ...Semi-Custom Circuit Design, Synthesis, Auto Place and Route, STA,... 
    Senior
    Full time
    Worldwide
    Shift work

    Nvidia

    Santa Clara, CA
    3 days ago
  • $168k - $264.5k

     ...depend on!We are hiring a Senior Memory Qualification Engineer inside the Silicon Co-Design...  ...qualification on our flagship GPU, CPU and SoC programs. This is...  ...trustworthy enough to gate qualification decisions....  ...,000 USD - 264,500 USD for Level 4, and 196,000 USD - 310,50... 
    Senior
    Full time
    Immediate start
    Flexible hours
    Shift work

    Nvidia

    Santa Clara, CA
    3 days ago
  • $138k - $206k

     ...employees, customers, partners, and communities.Senior Engineer, Architecture & Performance Research...  ...focused on researching next-generation CPU (RISC-V) microarchitecture and...  ...pay range below is for all roles at this level across all US locations and functions. Pay... 
    Senior
    Work at office
    Flexible hours
    Shift work

    Samsung Semiconductor

    San Jose, CA
    2 days ago
  • NVIDIA Corporation in Santa Clara, CA seeks a Senior DTCO Engineer for CPU Physical Design to advance next-generation CPUs. You will evaluate process technologies, shape technology choices, and collaborate with foundries, IP teams, and hardware groups during early development... 
    Senior

    NVIDIA Corporation

    Santa Clara, CA
    3 days ago
  • $181.1k - $318.4k

    A leading tech company in Santa Clara seeks an experienced engineer to drive CPU cache subsystem architecture and RTL development. The ideal candidate should have a Bachelor's degree and over 10 years of experience in microprocessor architecture, with skills in Verilog... 
    Senior

    Apple Inc.

    Santa Clara, CA
    1 day ago
  • $124k - $208.4k

     ...Role and ResponsibilitiesAs a Senior Engineer GPU RTL Design Engineer, you...  ...physical design, and system-level teams to address interface definition...  ...RTL design for complex SoC, CPU, or GPU architectures.Hands-...  ...flows, including linting, synthesis, timing analysis, and design... 
    Senior
    Hourly pay
    Full time
    Worldwide
    Relocation

    Samsung Semiconductor

    San Jose, CA
    2 days ago
  • $124k - $208.4k

     ...Role and ResponsibilitiesAs a Senior GPU Front-End Integration Engineer, you will contribute to top-level RTL integration of complex GPU...  ...curiosity and knowledge in GPU/CPU RTL integration knowledge,...  ...by contributing to block-level synthesis, monitoring area and timing metrics... 
    Senior
    Hourly pay
    Full time
    Worldwide
    Relocation

    Samsung Semiconductor

    San Jose, CA
    4 days ago
  • Qualcomm is seeking a CPU Synthesis CAD engineer in Santa Clara, California. The role includes developing high-performance synthesis tools to enhance power and efficiency in CPU designs. Ideal candidates have 8+ years of experience in synthesis and a strong command of... 
    Senior

    Qualcomm

    Santa Clara, CA
    4 days ago
  • $168k - $264.5k

     ...for hardworking systems engineers who will craft FPGA...  ...are now looking for a Senior Systems Prototyping and...  ...and taking it through synthesis, place-and-route, and emulator...  ...NVLINK, USB, CHI, and CPU-GPU coherency.Hands-on...  ...firmware bring-up, or system-level debug on emulation... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    1 day ago
  • $119.6k - $164.45k

     ...of high-performance analog and mixed-signal circuits on board level, including: High-speed (50 MSPS), high-precision (16-bit) DAC/ADC...  ...debugging capabilities Ability to solve complex, cross-domain engineering problems Effective decision-making under uncertainty Work Style... 
    Senior
    Full time
    Work at office

    ASML Holding

    San Jose, CA
    4 days ago
  • Apple Inc. in Santa Clara is seeking a senior hardware verification engineer to own the CDC/RDC sign-offs for CPU designs, collaborate with RTL and DV teams, and drive robust STA checks across multi-clock domains. The role requires deep Verilog/SystemVerilog expertise,... 
    Senior

    Apple Inc.

    Santa Clara, CA
    1 day ago
  • $165k - $195k

     ...Senior Electrical Engineer Knightscope is seeking a Senior Electrical Engineer...  ...engineers in a fast-paced, gate-driven product development environment...  ...products, including CPU, GPU, and compute-module evaluation...  ...system, PCB, and component levels. Collaborate closely with... 
    Senior
    Full time

    Knightscope

    Sunnyvale, CA
    2 days ago
  • $167.1k - $250.7k

    Qualcomm is hiring talented engineers for CPU RTL development in Santa Clara, California. In this role, you will work with chip architects to define micro-architecture and assist in product life cycle management. The ideal candidate will have an MS degree in Computer or... 
    Senior

    Qualcomm

    Santa Clara, CA
    2 days ago
  • NVIDIA's Silicon Co-Design Group in Santa Clara seeks a Senior System Level Testability Engineer to join the TMRQ team. You will define and drive system-level diagnostics, verification, and post-silicon validation for complex chips, translating product requirements into... 
    Senior

    NVIDIA Gruppe

    Santa Clara, CA
    2 days ago
  • Bolt Graphics Sunnyvale, CA is hiring a Systems Engineer/Systems Modelling Engineer to develop executable models and simulations that inform...  ...requirements. You will translate system requirements to block-level specs, analyze NoC/memory architectures, and work with product... 
    Senior
    Night shift

    Bolt Graphics

    Sunnyvale, CA
    2 days ago
  • $145.1k - $269.5k

     ...Clearance: TS/SCIPay Transparency: $145,100.00 - $269,500.00Experience Level: Experienced ProfessionalFT/PT/Casual: FullTimeDepartment:...  ...for you.Lockheed Martin is seeking an Experienced Electronics Engineer to serve as a Certified Principal Engineer (CPE) for a high‑... 
    Senior
    Full time
    Temporary work
    Work experience placement
    For subcontractor
    Casual work
    Flexible hours

    Lockheed Martin

    Sunnyvale, CA
    3 days ago
  • NVIDIA is seeking a Senior Failure Analysis Engineer in Santa Clara to drive die-level logic fault localization for advanced semiconductor devices. You will work with Design, Test, and DFT teams to identify root causes, accelerate yield improvements, and ensure top product... 
    Senior

    NVIDIA Gruppe

    Santa Clara, CA
    1 day ago
  • $184k - $287.5k

     ...release across GPU, SoC, and CPU programs. When that...  ...performance loss.We're hiring a Senior Manufacturing & System Co-Design Workflow Engineer to lead the methodology...  ...spine, milestones, gates, and artifacts, and...  ...0 USD - 287,500 USD for Level 4, and 224,000 USD - 356... 
    Senior
    Full time
    Immediate start

    Nvidia

    Santa Clara, CA
    2 days ago
  • NVIDIA's Silicon Co-Design Group in Santa Clara seeks a Senior System Level Testability Engineer to join the TMRQ team. You will define system-level diagnostics, post-silicon validation, and coverage for complex silicon products. You will drive SLT production coverage,... 
    Senior

    NVIDIA Corporation

    Santa Clara, CA
    3 days ago
  • $152k - $241.5k

     ...looking for a highly motivated Senior System Software Engineer to develop and improve...  ...performance optimizations across CPU, GPU, accelerator, memory,...  ...architectural and system-level bottlenecks, including...  ...frequency scaling, clock and power gating, idle-state management,... 
    Senior
    Full time
    Remote work

    Nvidia

    Santa Clara, CA
    4 days ago
  • Qualcomm Technologies, Inc. in Santa Clara seeks a CPU Physical Design Timing Engineer to define, develop, and drive CPU timing closure for Oryon CPU Cores. You will work with RTL and microarchitecture teams to implement timing constraints and meet aggressive power/area... 
    Senior

    Qualcomm

    Santa Clara, CA
    1 day ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Senior CPU Gate-Level Synthesis Engineer. Be the first to apply!