Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Physical Design Engineer, PnR

$100k

Tenstorrent

Tenstorrent is leading the industry on cutting-edge AI technology, revolutionizing performance expectations, ease of use, and cost efficiency. With AI redefining the computing paradigm, solutions must evolve to unify innovations in software models, compilers, platforms, networking, and semiconductors. Our diverse team of technologists have developed a high performance RISC-V CPU from scratch, and share a passion for AI and a deep desire to build the best AI platform possible. We value collaboration, curiosity, and a commitment to solving hard problems. We are growing our team and looking for contributors of all seniorities.Tenstorrent is seeking talented Physical Design Engineers to implement high-performance partitions for an industry-leading AI SOC. You'll own the complete implementation flow from synthesis to tapeout, working alongside world-class engineers to push the boundaries of performance, power, and area. If you're passionate about crafting silicon that powers the future of AI computing and thrive on solving complex design challenges, we want you on our team.This role is hybrid, based out of Austin,TX or Santa Clara, CA or Fort Collins, CO.We welcome candidates at various experience levels for this role. During the interview process, candidates will be assessed for the appropriate level, and offers will align with that level, which may differ from the one in this posting.Who you areExperienced with synthesis and place-and-route flows, especially using Synopsys Design Compiler / Fusion Compiler and IC Compiler II.Comfortable in a small, cross-functional physical design team, owning a block or subsystem and partnering on tapeout milestones with clear communication and accountability.Ideally bring extra depth in areas such as UPF/multi-voltage power domains, SoC interface IP integration (e.g. I3C, UART), signoff breadth (DRC/LVS, EM/IR, LEC/Formality), multi-clock/CDC-aware implementation, PLL/DLL integration, and DFT-aware physical implementation (OCC/MBIST).What we needExecute synthesis, PNR, and STA for assigned partitions of a complex AI SoC.Help close EM/IR, ensure UPF power intent is consistent with implementation, and drive LEC and physical verification signoff for your partitions in coordination with methodology owners.Work closely with architects, RTL designers, and DFT engineers to resolve implementation and signoff issues across your blocks.What you will learnHow to implement and close AI SoC partitions end-to-end, including power intent, timing, and physical signoff in a modern Synopsys-based flow.Deeper expertise across signoff domains: EM/IR, DRC/LVS, logical equivalence (LEC/Formality), and CDC-aware implementation on meaningful production blocks.Practical integration of analog/mixed-signal macros (PLL/DLL), DFT features (OCC/MBIST), and SoC interface IP within advanced physical design flows and collaborative tapeout environments.Compensation for all engineers at Tenstorrent ranges from $100k - $500k including base and variable compensation targets. Experience, skills, education, background and location all impact the actual offer made.Tenstorrent offers a highly competitive compensation package and benefits, and we are an equal opportunity employer.This position requires access to technology that requires a U.S. export license for persons whose most recent country of citizenship or permanent residence is a U.S. EAR Country Groups D:1, E1, or E2 country. This offer of employment is contingent upon the applicant being eligible to access U.S. export-controlled technology. Due to U.S. export laws, including those codified in the U.S. Export Administration Regulations (EAR), the Company is required to ensure compliance with these laws when transferring technology to nationals of certain countries (such as EAR Country Groups D:1, E1, and E2). These requirements apply to persons located in the U.S. and all countries outside the U.S. As the position offered will have direct and/or indirect access to information, systems, or technologies subject to these laws, the offer may be contingent upon your citizenship/permanent residency status or ability to obtain prior license approval from the U.S. Commerce Department or applicable federal agency. If employment is not possible due to U.S. export laws, any offer of employment will be rescinded.

Vacancy posted a month ago
Similar jobs that could be interesting for youBased on the Physical Design Engineer, PnR in Santa Clara, CA vacancy
  • $87.4k - $165k

     ...Position: Physical Design Engineer II (IC) Job Description: Job Responsibilities: Execute synthesis, PNR, and STA for assigned partitions of ASIC chip adhering to strict schedules and design goals. Work closely with architects, RTL designers,... 
    Suggested
    Hourly pay
    Full time
    Work experience placement

    Arrow ECS

    San Jose, CA
    3 days ago
  • $100k

     ...contributors of all seniorities.Tenstorrent is seeking a talented Physical Design Engineer to implement high-performance blocks for our industry-...  ...MS/PhD in EE/ECE/CE/CS with proven experience in synthesis, PnR, and timing closure on taped-out designs.Expertise with industry... 
    Suggested
    Permanent employment

    Tenstorrent

    Santa Clara, CA
    a month ago
  • $168k - $264.5k

     ...on the world.NVIDIA is looking for best-in-class Senior Physical Design Methodology Engineer, PPA Fusion Compiler to join our outstanding Networking Silicon...  ...management.Solid understanding of standard industry PnR tools and analysis tools, Capable of extensive scripting... 
    Suggested
    Full time

    Nvidia

    Santa Clara, CA
    a month ago
  • $150k - $170k

     ...eInfochips (An Arrow Company) Semiconductor and Engineering Talent Acquisition Professional !!! Position: Sr. Physical Design Engineer (eInfochips Inc) Experience: 10+ years...  ...signoff (DRC, LVS, STA, EMIR). Own and drive PnR execution and closure at both block and top levels... 
    Suggested
    Full time
    Temporary work
    Work at office

    eInfochips (An Arrow Company)

    San Jose, CA
    3 days ago
  • $136k - $218.5k

     .... This is our life’s work, to amplify human inventiveness and intelligence.We are now looking for a motivated Senior ASIC Physical Design Engineer, Netlisting to join our dynamic and growing team. If you want to challenge yourself and be a part of something great, join... 
    Suggested
    Full time
    Shift work

    NVIDIA

    Santa Clara, CA
    12 hours ago
  •  ...Title :: Physical Design Technical Manager ( Fusion Compiler ) Work Experience What You will Do Deliver low power designs using advanced...  ...timing closure Bachelors degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical... 
    Work experience placement

    QuEST Global

    Sunnyvale, CA
    1 day ago
  • $183k - $247.6k

     ...Annapurna Labs designs silicon and software that accelerates innovation. Customers choose us to create cloud solutions that solve...  ...of emergent technologies. We're looking for an ASIC Physical Design Engineer to help us trail-blaze new technologies and architectures,... 
    Local area
    Flexible hours

    Annapurna Labs

    Cupertino, CA
    3 days ago
  •  ...Physical Design Engineer - Location: San Jose OR Irvine, CA Our client develops specialized semiconductor solutions for the edge, building processors capable of running AI workloads alongside bandwidth-intensive sensors and wireless platforms. Their systems are designed... 
    Full time
    H1b
    Visa sponsorship
    Relocation package

    Gyga Force Co

    San Jose, CA
    4 days ago
  • $230k - $280k

     ...to deploy 750 megawatts of scale, transforming key workloads with ultra high-speed inference.About The RoleJoin our close-knit physical design team where you'll excel in synthesizing, placing, and routing high speed designs. Experience the full spectrum of physical design... 

    CEREBRAS SYSTEMS INC.

    Sunnyvale, CA
    12 hours ago
  •  ...computing, cloud, and AI. Whether you’re designing next-gen processors, enabling AI...  ...ROLE:We are seeking a leadPhysical Design Engineer to ensure that CPU Cores and SOC meet Thermal...  ...Performance. This is a technical role focusing on Physical design methodology requirements for... 

    AMD

    Santa Clara, CA
    4 days ago
  • $100k

     ...hard problems. We are growing our team and looking for contributors of all seniorities.Tenstorrent is seeking a SoC Physical Design Verification Engineer to drive full-chip signoff and ensure manufacturable, high-quality silicon across advanced technology nodes. You’ll... 
    Permanent employment

    Tenstorrent

    Santa Clara, CA
    a month ago
  • $100k

     ...commitment to solving hard problems. We are growing our team and looking for contributors of all seniorities. As a Senior Chiplet Physical Design Engineer at Tenstorrent, you will work on a high-profile, cutting-edge program designing and integrating multiple chiplets into a... 
    Full time
    Remote work

    Tenstorrent

    Santa Clara, CA
    10 days ago
  • $100k

     ...problems. We are growing our team and looking for contributors of all seniorities. Tenstorrent is seeking  a highly skilled Physical Design Engineer to drive the critical Die-to-Die (D2D) Physical Implementation from RTL to GDSII. This role demands deep expertise in full... 
    Permanent employment
    Full time
    Remote work

    Tenstorrent

    Santa Clara, CA
    10 days ago
  •  ...perspectives. Join us as we shape the future of AI and beyond. Together, we advance your career. THE ROLE: As a Principal CAD PCB Physical Design Engineer in the Network Technology Solutions Group, NTSG, you will be responsible for the PCB physical design and the technology... 

    AMD

    Santa Clara, CA
    a month ago
  • $82.08k - $193.44k

     ...At Capgemini Engineering, the world leader in engineering services, we bring together a global team of engineers, scientists, and architects...  ...Clara, CA. About the job you’re considering As a Physical Design Engineer , you will work on complex digital and mixed-... 
    Full time
    Local area

    Capgemini

    Santa Clara, CA
    a month ago
  • $168k - $264.5k

     ...limits of current EDA. NVIDIA's interposer designs are among the most complex in the...  ...for them is a small group of high-impact engineers who define how that design process works...  ...package design along with interposer and IC physical design.Strong expertise in developing... 
    Full time

    Nvidia

    Santa Clara, CA
    6 days ago
  • $138k - $206k

     ...part of a global leader whose innovative designs are pushing the boundaries of what’s...  ...closely with both hardware and software engineers to identify and address the unique challenges...  ...Work policy.What You’ll DoOwn the physical implementation of memory-centric computing... 
    Work at office
    Flexible hours
    Night shift

    Samsung Semiconductor

    San Jose, CA
    13 days ago
  • $126.8k - $190.9k

     ...one has solved yet? Do you like changing the game? We have an opportunity for a forward-thinking and unusually hardworking Physical Design Engineer. As a member of our wide-ranging group, you will have the rare and great opportunity to craft upcoming products that will... 
    Relocation

    Apple

    Cupertino, CA
    2 days ago
  • $100k

     ...contributors of all seniorities.Tenstorrent is looking for a Physical Design CPU Methodology Engineer who defines and drives the implementation methodology,...  ....Explore AI/ML-enabled PD tooling, begin synthesis and PnR of CPU partitions, and start developing the new program... 
    Permanent employment
    Remote work

    Tenstorrent

    Santa Clara, CA
    3 days ago
  • $136k - $212.8k

     ..., an MS with 4+ years, or a PhD with 2+ years in Electrical Engineering or Computer Science. We expect strong grounding in timing...  ...Tempus, or similar tools. We expect understanding of ASIC physical design from RTL through GDSII. We require familiarity with other... 
    Full time

    Annapurna Labs (U.S.) Inc.

    Cupertino, CA
    9 days ago
  • $138k - $197k

     ...high Performance, Power, Area (PPA) designs.Manage full-chip level physical implementation.Define and implement...  ...:Bachelor's degree in Electrical Engineering or equivalent practical experience....  ...Experience in one or more synthesis/PnR tools (e.g., Genus, Innovus, DC, ICC... 
    Worldwide

    Google

    Mountain View, CA
    13 days ago
  • $250.6k - $362.6k

     ...full product development—from design to qualification to...  ....Your ImpactCollaborate with physical design teams to identify high...  ...cycle reduction.Build agentic PnR workflows where Claude iterates...  ...QualificationsBachelor’s degree in Engineering and 15+ years of ASIC related... 
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    2 days ago
  • $155k - $222.6k

     ...provides a unique experience for ASIC engineers by combining the resources...  ...ECO tasks.Your ImpactAs an ASIC Design Engineer on the STA team, you will...  ..., and correlation between PNR, Spice, and STA, while working alongside the Physical Design team.Develop methodologies... 
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    a month ago
  •  ...Job Title: Physical Design Engineer Location: Mountain View, CA (Onsite) Duration: 9+ Months Contract Job Summary ~ We are looking for a Physical Design Engineer with hands-on experience in TSMC 3nm/2nm at SOC for cutting-edge GPU / High-Performance... 
    Contract work

    Noblesoft Technologies

    Mountain View, CA
    2 days ago
  • $129.4k - $207k

     ...)2. If you already have a Candidate Account, please Sign-In before you apply.Job Description:Broadcom is searching for a Physical IC Design Engineer to join the Data Center Solutions Group at our main campus in Colorado Springs, Colorado. This position involves working... 
    Full time
    Local area
    Remote work

    Broadcom

    San Jose, CA
    2 days ago
  • $100k

     ...We are growing our team and looking for contributors of all seniorities.Tenstorrent is seeking an exceptional Senior-level Physical Design Engineer to drive top-level implementation of our complex AI and CPU System-on-Chip designs. You'll orchestrate cross-disciplinary... 
    Permanent employment

    Tenstorrent

    Santa Clara, CA
    5 hours ago
  •  ...Job Description Job Description Physical Design Engineer Building AI chips that are hard-coded for individual model architectures. Physical Design Engineer   Seeking exceptional PD engineers to join our team. The candidate will be responsible for working... 

    Ethan Alexander Group

    Cupertino, CA
    12 days ago
  • $170k - $220k

    Job description: We're looking for a hands-on Physical Design Engineer to support complex SoC projects for our client who designs and delivers advanced System-on-Chip solutions across multiple emerging technologies. They provide high-performance custom solutions for cutting... 
    Local area

    Affinity Executive Search

    San Jose, CA
    2 days ago
  • $140k - $229.8k

    Company:Qualcomm Technologies, Inc.Job Area:Engineering Group, Engineering Group > ASICS EngineeringGeneral Summary:As a leading technology...  ...ASIC Team is actively seeking candidates for several physical design engineering positions in our SOC and core design team. As a... 
    Work experience placement
    Work from home

    Qualcomm

    Santa Clara, CA
    2 days ago
  • $2,500 per month

     ...hardware for frontier intelligence. We co-design chips, racks, software, and...  ...top-tier investors and staffed by leading engineers, Etched is redefining the infrastructure...  ...Summary Etched is looking for exceptional Physical Design engineers to join our team. In this... 
    Work at office
    Relocation package

    Etched

    San Jose, CA
    8 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Physical Design Engineer, PnR. Be the first to apply!