Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

RTL Design Tech Lead, ASIC/SoC - Lead Tapeout

Bolt Graphics, Inc.

A semiconductor startup in Sunnyvale is seeking an experienced RTL Design Tech Lead to drive micro-architecture and RTL development for complex ASIC/SoC programs. The role requires 10+ years of experience in RTL design and leadership skills, guiding teams from architecture to tapeout. The ideal candidate will ensure high RTL quality, collaborate with cross-functional teams, and possess a Bachelor's or Master's in Electrical/Computer Engineering. Competitive salary and comprehensive benefits including stock options are offered. #J-18808-Ljbffr Bolt Graphics, Inc.

Vacancy posted 3 days ago
Similar jobs that could be interesting for youBased on the RTL Design Tech Lead, ASIC/SoC - Lead Tapeout in Sunnyvale, CA vacancy
  • $220k - $250k

     ...the role We're looking for a seasoned RTL Design Tech Lead to drive micro-architecture, RTL development...  ..., and technical execution for complex ASIC/SoC programs. This role combines deep...  ...teams from architecture through tapeout. The ideal candidate has strong ownership... 
    Suggested

    Bolt Graphics, Inc.

    Sunnyvale, CA
    3 days ago
  • $250k - $280k

    A Silicon Valley hardware startup is seeking a hands-on ASIC Chip Design Lead to manage chip design execution from micro-architecture through integration...  ...and timing signoff. This role requires expertise in RTL design and the ability to lead across design teams in a fast-... 
    Suggested

    Eridu

    Saratoga, CA
    3 days ago
  • $183k - $389.5k

     ...technology company in Sunnyvale is looking for an experienced Distinguished Technologist, ASIC Design Architect. The role involves owning complex ASIC delivery, defining architecture, and leading engineering teams. Ideal candidates should have 15+ years in ASIC design and... 
    Suggested

    Hewlett Packard Enterprise

    Sunnyvale, CA
    21 hours ago
  •  ...SoC - Chiplet Design Lead Tenstorrent is leading the industry on cutting-edge AI technology, revolutionizing performance expectations, ease of...  ...entire SoC lifecycle—from concept and architecture through RTL, verification, and tape-out—while ensuring design excellence... 
    Suggested
    Permanent employment
    Remote work

    Tenstorrent

    Santa Clara, CA
    21 hours ago
  • ML HW-SW Co-Design Software Tech Lead Manager (TLM) Mountain View, California, US At Google DeepMind, we value diversity of...  ...in at least one core silicon engineering discipline (e.g., RTL, PD, DV) and familiarity with the full ASIC flow. #J-18808-Ljbffr Google DeepMind
    Suggested
    Flexible hours

    Google DeepMind

    Mountain View, CA
    1 day ago
  • A leading technology company located in California is seeking a skilled engineer with strong hands-on experience in RTL design and micro-architecture. The ideal candidate will have proven experience with full-chip integration, deep knowledge of synthesis, and the ability... 

    InterSources Inc

    Saratoga, CA
    21 hours ago
  •  ...searching for a Founding Member of the Technical Staff to own AI-driven RTL design for critical SoC blocks. With a background from premier tech companies, you'll define microarchitecture for various ASIC components. The role involves extensive collaboration with architects... 

    Architect Labs

    Palo Alto, CA
    11 hours ago
  • GlobalFoundries is seeking a Senior Principal IP Design Engineer in Santa Clara to lead and own RTL development for efficient, low-power CPU cores. You will drive multiple micro-architecture strategies, ensuring performance and area optimizations while assisting in functional... 

    GlobalFoundries

    Santa Clara, CA
    21 hours ago
  •  ...cars to learning machines. We lead in chip design, verification, and IP...  ...record of driving projects to tapeout. You’re hands‑on, detail‑oriented...  ...end, analog, PM/PEMs. Drive RTL, design partitioning, timing...  ...timing analysis. Must Have- SOC Physical Desing Engineer with... 
    Local area
    Remote work

    Synopsys, Inc.

    Sunnyvale, CA
    4 days ago
  • $250k - $280k

     ...proposition have been widely validated by leading hyperscalers. Eridu has raised over $20...  ...Overview We are seeking a hands‑on ASIC Chip Design Lead to own chip design execution from micro...  ...lead: you will personally drive RTL and micro‑architecture while providing execution... 
    Full time

    Eridu

    Saratoga, CA
    3 days ago
  • $192k - $278k

    Google Inc. in Sunnyvale, CA is looking for a Physical Design Technical Lead to spearhead the physical design implementations for their advanced...  ...with 10 years of experience in leading high-complexity ASIC design projects. As part of a dynamic team, you will manage... 
    Full time
    Worldwide

    Google Inc.

    Sunnyvale, CA
    21 hours ago
  • $175k - $275k

     ...Cerebras to deliver industry-leading training and inference speeds...  ...About The RoleAs a lead front-end design engineer, you will be a key...  ...role requires deep expertise in RTL design and integration, with a...  ...and management of external ASIC vendor. You will collaborate closely... 

    Cerebras

    Sunnyvale, CA
    2 days ago
  • $175k - $275k

     ...edge technology company in California is seeking a Lead Front-End Design Engineer to drive chip design and manage external ASIC vendors. The ideal candidate will have over 10 years of experience in high-performance RTL design, with a Master's degree in Computer Science... 

    Cerebras

    Sunnyvale, CA
    2 days ago
  • $182.36k - $273.2k

     ...to thrive, learn, and lead. Our design team works on state-of-...  ...-art datacenter and AI SOCs. As a member of the R&D...  ...chip companies and big tech companies, familiar names...  ...designs using good RTL coding and low power techniques...  ...of complex custom/ASIC products, focusing in one... 
    Permanent employment

    Marvell

    Santa Clara, CA
    4 days ago
  • $210.6k - $305.1k

     ...ASIC Implementation Engineer You will be part of the Silicon One...  ...Your Impact: You will be the lead to drive the DFT/DFx and...  ...the architecture definitions, RTL implementation and quality checks...  ...development of the comprehensive Design-for-Test (DFT) & DFx solutions... 
    Full time
    Temporary work
    Local area
    Flexible hours

    Webex Events (formerly Socio)

    San Jose, CA
    4 days ago
  • Advanced Micro Devices in Santa Clara seeks a Design Verification Engineer to drive verification closure on complex ASIC designs. The ideal candidate will have expert knowledge in SystemVerilog and UVM, and will work collaboratively across teams to ensure product success... 

    Advanced Micro Devices

    Santa Clara, CA
    3 days ago
  • A leading technology company is looking for an experienced technical manager in Sunnyvale to drive the development of custom silicon for...  ..., ensure timely execution, and leverage expertise in design synthesis and verification. A Bachelor's degree in engineering... 
    Remote job
    Worldwide

    Google Inc.

    Sunnyvale, CA
    21 hours ago
  • $150k - $250k

    A cutting-edge technology company in Sunnyvale, California, is looking for a Photonics IC Technical Lead. In this role, you will lead the design and development of silicon photonics devices, collaborating with a multidisciplinary engineering team. The ideal candidate will... 
    Flexible hours

    Lyte AI Inc.

    Sunnyvale, CA
    1 day ago
  • A leading tech company based in Mountain View is seeking an experienced ML HW-SW Co-Design Software Tech Lead Manager to drive advances in machine learning acceleration. You will lead a small, high-impact team while also contributing directly to the codebase. The ideal... 

    Google DeepMind

    Mountain View, CA
    1 day ago
  • $181.1k - $318.4k

    A leading technology company in Sunnyvale seeks a skilled professional for RF transceiver architecture and design. The role involves developing specifications, collaborating with cross-functional teams, and ensuring robust system performance. Candidates should possess a... 

    Apple Inc.

    Sunnyvale, CA
    4 days ago
  •  ...Corporation is seeking an experienced engineer to lead architectural evaluations and define micro-architecture for SoC IP blocks. You will collaborate with teams on...  ...candidate has over 7 years of experience in RTL design, a degree in Electrical/Computer Engineering, and... 

    Intel Corporation

    Santa Clara, CA
    2 days ago
  • Tesla Motors, Inc. is seeking an experienced ASIC RTL Design Engineer to join the AI Hardware team in Palo Alto, CA. This role focuses on Ethernet IP integration and custom ASICs for AI applications. Candidates should have a degree in Electrical or Computer Engineering... 

    Tesla Motors, Inc.

    Palo Alto, CA
    21 hours ago
  •  ...site role for a Technical Program Manager (ASIC/SoC Design) located in San Jose, CA. The role...  ...and internal engineering teams. You will lead complex SoC (System-on-Chip) development...  ...execution of ASIC design projects, including RTL design, DFT, Synthesis, Physical Design... 
    Full time
    Local area

    CoAsia SEMI USA

    San Jose, CA
    4 days ago
  •  ...your career. THE ROLE: The SOC RTG team develops leading edge discrete graphics SOCs....  ...knowledge in system and IP level design, SOC architecture and...  ...Integrate AMD internal IPs RTL/DV environments into SoC Debug...  ...design team for large scale ASIC chip physical implementation... 

    Advanced Micro Devices

    Santa Clara, CA
    3 days ago
  • Synopsys Inc is seeking an experienced ASIC Digital Design Manager located in Sunnyvale, California...  ...in USB digital design, capable of leading a team while remaining engaged in technical...  ...Electrical Engineering and extensive ASIC RTL design experience are required. #J-188... 

    Synopsys Inc

    Sunnyvale, CA
    3 days ago
  • $126.8k - $220.9k

    A leading technology company in California is seeking a Design Verification Engineer to contribute to innovative Cellular SoCs. The role involves verification of SoCs, developing reusable test benches, and collaborating across product teams. Candidates should have a background... 

    Apple Inc.

    Sunnyvale, CA
    4 days ago
  • $158.6k - $237.6k

     ...a place to thrive, learn, and lead. Your Team, Your Impact...  ...play a key role in ensuring our SoCs are functionally correct by defining...  ...controllers, NoC, or cache designs Working knowledge of C/C++...  ...emulation teams to ensure first-pass tapeout success Use leading edge AI... 
    Permanent employment
    Internship
    Work from home
    Shift work
    Night shift

    Marvell

    Santa Clara, CA
    4 days ago
  • $110.6k - $140k

    OVT group is seeking a Senior Product Engineer in Santa Clara, California, to lead product introduction and drive yield improvements for image sensors and ASIC devices. The ideal candidate will have 4-6 years of relevant experience, possess strong analytical and communication... 

    OVT group

    Santa Clara, CA
    4 days ago
  • Strong hands-on experience with RTL design and micro-architecture Proven experience with full-chip integration and timing closure Led at least one full-chip tape-out within the last 3 years, with direct responsibility for design signoff and PD handoff Deep understanding... 
    Full time

    InterSources Inc

    Saratoga, CA
    21 hours ago
  • Advanced Micro Devices seeks a candidate for developing leading-edge discrete graphics SOCs. This role involves integration and debugging of AMD internal...  ...fields. Proficiency with Verilog/VHDL and hands-on SOC design experience are paramount. Join AMD to help shape the... 

    Advanced Micro Devices

    Santa Clara, CA
    3 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to RTL Design Tech Lead, ASIC/SoC - Lead Tapeout. Be the first to apply!