Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

RTL Design Tech Lead, ASIC/SoC - Lead Tapeout

Bolt Graphics, Inc.

A semiconductor startup in Sunnyvale is seeking an experienced RTL Design Tech Lead to drive micro-architecture and RTL development for complex ASIC/SoC programs. The role requires 10+ years of experience in RTL design and leadership skills, guiding teams from architecture to tapeout. The ideal candidate will ensure high RTL quality, collaborate with cross-functional teams, and possess a Bachelor's or Master's in Electrical/Computer Engineering. Competitive salary and comprehensive benefits including stock options are offered. #J-18808-Ljbffr Bolt Graphics, Inc.

Vacancy posted 1 day ago
Similar jobs that could be interesting for youBased on the RTL Design Tech Lead, ASIC/SoC - Lead Tapeout in Sunnyvale, CA vacancy
  • $220k - $250k

     ...the role We're looking for a seasoned RTL Design Tech Lead to drive micro-architecture, RTL development...  ..., and technical execution for complex ASIC/SoC programs. This role combines deep...  ...teams from architecture through tapeout. The ideal candidate has strong ownership... 
    Suggested

    Bolt Graphics, Inc.

    Sunnyvale, CA
    1 day ago
  • $200k - $300k

    Job Title: Lead SoC Design Engineer - Edge AI, High-Performance ASICJob Location: Los Altos, CA...  ...equityRequirements: SoC Microarchitecture, RTL Design, IP Integration (UCIe, DDR, CPU/...  ...outcomes and partner with a Tier-1 ASIC design house through the process. As our... 
    Suggested

    CyberCoders

    Los Altos, CA
    3 days ago
  • $240k - $333k

    Design, build, and scale constrained-random verification environments...  ...frameworks and predictors to compare RTL implementation output against...  ...high-frequency jitter profiles.Lead the debugging of RTL and...  ...within AI/ML-driven systems. As an ASIC Design Verification Technical... 
    Suggested
    Worldwide
    Shift work

    Google

    Sunnyvale, CA
    7 hours ago
  • $192k - $279k

    Lead the physical design implementation and strategy for high-performance silicon, with leadership scope...  ....Manage the full design cycle from RTL to GDSII, including critical sign-off closures...  ..., and timing closure) for high-speed ASICs in advanced process nodes.Experience in... 
    Suggested
    Worldwide

    Google

    Sunnyvale, CA
    3 days ago
  • $220.92k - $311.89k

     ...:Job Description: Intel’s AI SoC organization develops cutting...  ...AI hardware.Role OverviewAs a Lead Senior Design Engineer - AI SoC Development...  ....Microarchitecture & RTL Development: Define and document...  ...design and implementation for ASIC/SoC development.Preferred QualificationsProven... 
    Suggested
    Full time
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    3 days ago
  • Google is seeking an experienced STA lead to shape AI/ML hardware acceleration through advanced TPU...  ...will drive static timing analysis across complex ASICs, develop timing margins, and collaborate with architecture, RTL design, and DFT teams to meet aggressive tape-out... 

    Google

    Sunnyvale, CA
    1 day ago
  • $192k - $278k

     ...accumulator blocks, driving execution from RTL-to-GDSII including synthesis, floor-...  ...and area (PPA) tradeoffs to achieve optimal design closure.Develop and improve advanced physical...  ...electromigration (EM)/IR, and final signoff.Lead sub-chip execution and drive delivery,... 
    Worldwide

    Google

    Sunnyvale, CA
    1 day ago
  • $192k - $279k

    Lead effort for timing constraint creation and validation...  ...sign-off for complex ASICs.Drive both static timing...  ...problems to Electronic Design Automation (EDA) vendors...  ...Lead collaboration with RTL design and DFT team for...  ...leading STA activities for SOC.Experience leading... 
    Full time
    Worldwide

    Google

    Sunnyvale, CA
    2 days ago
  • $168.8k - $241.2k

     ...Because full product development—from design to qualification to production—is within...  ...One development organization as an ASIC DFT STA Technical Lead. You are a detail-oriented STA engineer...  ...experiencePrior working experience with RTL design, CDC/RDC and conformal... 
    Full time
    Temporary work
    Work experience placement
    Local area
    Flexible hours
    Shift work

    CISCO Systems

    Santa Clara, CA
    7 hours ago
  • $192k - $279k

    Lead the functional verification team for significant portions of TPU designs, developing advanced functional verification infrastructure such as subchip, subsystem and fullchip level environments.Define and drive advanced verification strategies, including the use of simulation... 
    Worldwide

    Google

    Sunnyvale, CA
    1 day ago
  • $175k - $275k

    A leading AI hardware company in Sunnyvale, California is looking for a lead front-end design engineer. In this role, you will focus on chip design and collaboration with various...  ...candidates will have over 10 years of experience in RTL design and a master's degree in computer... 

    Cerebras Systems

    Sunnyvale, CA
    5 days ago
  • $186.9k - $267.7k

     ...grow. Because full product development—from design to qualification to production—is within...  ...architecture specification reviews.Implement Verilog RTL to meet timing and performance...  ...Electrical or Computer engineering and 8+ years of ASIC Design experience, or Master’s degree in... 
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    3 days ago
  • $143.8k - $230k

     ...seeking a hands-on Principal Digital Design Engineer to serve as the Chip Lead for our next-generation silicon...  ...synthesizable SystemVerilog/Verilog RTL for complex digital blocks, control...  ...years of direct industry experience in ASIC/SoC digital design, with a proven track... 
    Full time
    Local area

    Broadcom

    San Jose, CA
    3 days ago
  • $175k - $275k

     ...Cerebras to deliver industry-leading training and inference speeds;...  ...About The RoleAs a lead front-end design engineer, you will be a key...  ...role requires deep expertise in RTL design and integration, with a...  ...and management of external ASIC vendor. You will collaborate closely... 

    Cerebras Systems

    Sunnyvale, CA
    3 days ago
  •  ...Lead ASIC DFT Engineer – Remote We are seeking a highly experienced Lead ASIC DFT Engineer...  ...DFT solutions for complex ASIC and SoC designs. This role requires deep technical ownership...  ...timing analysis. Collaborate with RTL design, verification, physical design, STA... 
    Remote work

    E-Solutions

    Milpitas, CA
    23 hours ago
  • Google seeks an experienced hardware design engineer to shape AI/ML accelerators. You will own critical datapath blocks, drive RTL-to-GDSII flow, and optimize performance, power,...  ...high-performance TPU architectures. You’ll lead a small team and collaborate across design... 

    Socket.dev

    Sunnyvale, CA
    1 day ago
  • $250k - $280k

     ...proposition have been widely validated by leading hyperscalers. Eridu has raised over $200...  ...Overview We are seeking a hands-on ASIC Chip Design Lead to own chip design execution from micro...  ...lead: you will personally drive RTL and micro-architecture while providing execution... 
    Full time

    Eridu Corporation

    Saratoga, CA
    3 days ago
  • Physical Design Lead - Custom Silicon Management Are you a leader and want...  ...and sign-off on them for tapeout approval. Provide post tapeout...  ...design methodology including basic RTL coding, synthesis methodology,...  ...pair, etc. Mixed signal SoC tapeouts involving multiple instances... 

    Apple Inc.

    Cupertino, CA
    5 days ago
  • $168k - $336k

     ...into intelligence, inspiring the world to learn, communicate and advance faster than ever.Job DescriptionPosition Title: ASIC Design Verification SoC Lead (Technical lead role)Position Description: This is a position for lead member in Micron’s ASIC Verification and... 
    Full time
    Local area
    Immediate start

    Micron

    San Jose, CA
    2 days ago
  • $186.9k - $267.7k

     ...Routing, and Wireless products. We design the networking hardware for...  ...testing some of the most complex ASICs being developed in the industry...  ...ImpactAs an ASIC Technical Lead, you will stand at the absolute...  ...bridge the gap between front-end RTL, physical design, and post-silicon... 
    Full time
    Temporary work
    Local area
    Worldwide
    Flexible hours

    CISCO Systems

    San Jose, CA
    7 hours ago
  • $182.36k - $273.2k

     ...to thrive, learn, and lead. Your Team, Your ImpactOur design team works on state-...  ...art datacenter and AI SOCs. As a member of the R...  ...companies and big tech companies, familiar names...  ...designs using good RTL coding and low power...  ...architecture of complex custom/ASIC products, focusing in... 
    Permanent employment
    Internship
    Work from home

    Marvell

    Santa Clara, CA
    3 days ago
  • $186.9k - $267.7k

     ...Routing, and Wireless products. We design the networking hardware for...  ...testing some of the most complex ASICs being developed in the industry...  ...ASIC DFT - Emulation Technical Lead, you will play a critical role...  ...closely with front-end RTL, physical design, and ATPG teams... 
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    4 days ago
  • $75k - $232k

     ...come to work at Microchip because we help design the technology that runs the world. They...  ...divisions within Microchip. We work with leading edge CMOS and FinFET processes to produce...  ...validation support—across a range of advanced SoC projects. Your focus will be on key... 
    Full time

    Microchip Technology

    San Jose, CA
    2 days ago
  • $210.6k - $305.1k

     ...and help each other grow. Because full product development—from design to qualification to production—is within our team, we’re able to...  ...implementing incremental or transformative enhancements.Work closely with RTL, DFT, implementation, EDA vendors, and tool/flow teams to enable... 
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    7 hours ago
  • $160k - $200k

     ...at Astera Labs is hiring a Tech Lead Design Engineer to help architect...  ...Key Responsibilities RTL Design & Implementation...  ...decisions in support of aggressive tapeout schedules Basic Qualifications...  ..., Ethernet, or similar) and SoC integration Preferred... 
    Full time
    Flexible hours

    Astera Labs

    San Jose, CA
    4 days ago
  •  ...test access mechanisms, I1149.1/I1500/I1687, memory BIST, and DFX security for multi-million gate SoCs in Santa Clara, CA. You will partner with RTL, timing, physical design, and software teams to shape next-gen products and validate designs through silicon bring-up. The... 

    Segment (Twilio)

    Santa Clara, CA
    1 day ago
  • $181.1k - $318.4k

    A leading technology company in Sunnyvale seeks a skilled professional for RF transceiver architecture and design. The role involves developing specifications, collaborating with cross-functional teams, and ensuring robust system performance. Candidates should possess a... 

    Apple Inc.

    Sunnyvale, CA
    1 day ago
  •  ...Inc. in Santa Clara, California is seeking a CPU Implementation Lead Engineer to own CPU IP delivery and collaborate with multi-functional...  ...team to optimize area, frequency and performance, contribute to RTL-to-GDS flow through synthesis and place-and-route, and mentor... 

    Apple Inc.

    Santa Clara, CA
    5 days ago
  •  ...efficient architectures and contribute to ASIC Architecture, design and verification Understand our in-...  ...architecture definition and develop the necessary RTL Drive the chip-level integration,...  ...and integration of blocks into larger SOC environments Assist with Algorithm... 

    Intelliswift

    Menlo Park, CA
    3 days ago
  •  ...performance computing, cloud, and AI. Whether you’re designing next-gen processors, enabling AI breakthroughs,...  ...the world forward.THE ROLE: We are seeking a lead Physical Design Engineer to ensure that CPU Cores and SOC meet Thermal requirements and Silicon Performance... 

    AMD

    Santa Clara, CA
    3 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to RTL Design Tech Lead, ASIC/SoC - Lead Tapeout. Be the first to apply!