Lead SERDES RTL Design Engineer
Advanced Micro Devices
WHAT YOU DO AT AMD CHANGES EVERYTHING
At AMD, our mission is to build great products that accelerate next‑generation computing experiences—from AI and data centers, to PCs, gaming and embedded systems. Grounded in a culture of innovation and collaboration, we believe real progress comes from bold ideas, human ingenuity and a shared passion to create something extraordinary. When you join AMD, you’ll discover the real differentiator is our culture. We push the limits of innovation to solve the world’s most important challenges—striving for execution excellence, while being direct, humble, collaborative, and inclusive of diverse perspectives. Join us as we shape the future of AI and beyond. Together, we advance your career.THE ROLE:
SerDes Technology group is seeking a talented, motivated and self‑driven SerDes Micro Architect with expertise in high‑speed SerDes RTL design. You have had significant success driving architecture and product requirements, integrating complex IPs into SOC. You have deep knowledge of digital design methodology and are meticulous about Power, Performance and Area. In this role, you will work with a world‑class team to drive the definition of next generation high‑speed SerDes IPs.THE PERSON:
If you have a keen interest in high‑speed SerDes and digital RTL design, excel in teamwork and possess strong communication skills, your profile aligns well with our requirements. We are seeking someone who is innovative, detail‑oriented and possesses excellent problem‑solving skills to join our design team.KEY RESPONSIBILITIES:
Define micro‑architecture requirements for SerDes IPs, drive technical specifications to meet those requirements, and provide technical direction to execution teams Design and development of digital logic blocks in leading edge technology nodes Work with cross‑functional teams to identify and assess complex technical issues/risks and develop architectural solutions to achieve product requirements Work closely with design teams for area and floorplan refinement, verification test plan reviews, timing targets, emulation plans, pre‑Si bug resolution and performance/power verification sign offs Support post‑Si teams for product performance, power and functional issues debug/resolutionPREFERRED EXPERIENCE:
Excellent communication, management, and presentation skills Adept at collaboration among top‑thinkers and senior architects with strong interpersonal skills to work across teams in different geographies Experience in driving the definition of high‑speed SerDes IPs, with strong knowledge on the application in PCIe and Ethernet Experience in system architecture, CPU & IP Integration, power and clock management design Experience in RTL design, verification, synthesis and STA in high performance design Good understanding of adaptation and calibration algorithms Good understanding of link equalization, clock and data recovery Good understanding of digital signal processing Good knowledge of SystemVerilog and UVMACADEMIC CREDENTIALS:
Bachelor’s or Master’s degree in related disciplineLOCATION:
San Jose, CA#LI-SC3
#LI-HYBRID
Benefits offered are described: AMD benefits at a glance. AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee‑based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third‑party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process. AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here. This posting is for an existing vacancy. #J-18808-Ljbffr Advanced Micro DevicesVacancy posted 5 days ago
Similar jobs that could be interesting for youBased on the Lead SERDES RTL Design Engineer in San Jose, CA vacancy
- ...as we shape the future of AI and beyond. Together, we advance your career. THE ROLE: AMD SerDes Technology team is searching for a passionate and innovative RTL design engineer to develop high-performance, multi-protocol wireline transceivers in state-of-the-art CMOS...Suggested
- A leading semiconductor company based in California is seeking an innovative RTL design engineer to develop high-performance wireline transceivers. The role requires proficiency in... ...include collaborating on high-speed SerDes design and performing various verification...Suggested
- A leading semiconductor company is seeking an RTL Design Engineer in San Jose, CA, or anywhere in the US. The role involves developing multi-protocol wireline transceivers and requires strong skills in logic design, RTL coding with Verilog/System Verilog, and collaboration...Suggested
$163k - $237k
...s degree in Electrical Engineering, Computer Engineering,... ...of experience in ASIC design, including one project... ...Experience debugging RTL using Verdi/VCS and automating... ...of ASIC flow, SerDes, and scripting. About... ...environment. Responsibilities Lead the PCIe...SuggestedFull timeWorldwide$175k - $275k
About The Role As a lead front-end design engineer, you will be a key part of the world-class team designing... ...This role requires deep expertise in RTL design and integration, with a strong... ...Knowledge of PCIe, CPU interfaces and Serdes technology. Working knowledge of scripting...Suggested$126.8k - $220.9k
Apple Inc. is looking for a skilled engineer to develop signal processing designs for wireless communication SoCs. In this role, you will be responsible for RTL coding, design verification, and support in silicon bringup processes. Candidates should have a Bachelor’s degree...- Advanced Micro Devices in San Jose, California is looking for a Senior ASIC Design Engineer. You will be responsible for the complete RTL design lifecycle for cutting-edge IP designs in a collaborative environment. Ideal candidates will have expertise in ASIC design, Verilog...
$126.8k - $220.9k
Apple Inc. in Sunnyvale, California is looking for a skilled engineer to develop MAC layer designs for wireless communication SoCs. The ideal candidate will... ...Responsibilities include preparing microarchitecture and RTL based on functional requirements and ensuring design...$110k - $300k
...from edge devices to data centers. Our talented team of engineers and industry‑leading executives drives this progress, making TetraMem a leader... ...challenges and new opportunities? Join our team! Lead RTL design, simulation, and verification efforts for TetraMem ASIC/SoC...- Samsung Electronics Perú is seeking a Senior Engineer in GPU RTL Design at our San Jose location. The role involves designing and developing complex RTL blocks for cutting-edge mobile GPUs, ensuring high-quality implementation and technical excellence. Ideal candidates...
- ...advance your career. Join AMD's Silicon Design team to design and develop cutting‑... ...products. As a Senior ASIC Design Engineer, you will own the complete RTL design lifecycle from micro‑... ...Experience mentoring junior engineers and leading design teams Strong technical...
$116k - $174k
Samsung Electronics America is seeking a GPU RTL Design Engineer to work on designing complex RTL blocks for next‑generation mobile GPU IPs. The role involves supporting the RTL design from microarchitecture to development and collaborating across teams to ensure design...- A cutting-edge AI technology firm in San Jose is seeking an experienced RTL Engineer to develop and implement design verification strategies for advanced ASIC designs. You will ensure the correct and efficient operation of AI chips. The ideal candidate has at least 5 years...
$138k - $198k
RTL Design Engineer, Machine Learning Accelerators corporate_fare Google place Sunnyvale, CA, USA Apply Bachelor's degree in electrical engineering... ...to hardware our teams are shaping the future of world‑leading hyperscale computing, with key teams working on the...Full timeWorldwide- Advanced Micro Devices is seeking a Senior ASIC Design Engineer in San Jose, CA. In this role, you will be responsible for designing and developing... ...-generation embedded products. You will oversee the complete RTL design lifecycle, ensuring high-quality delivery of production...
$68.64k - $128k
Microchip Technology Inc. is seeking an Engineer I - Design in San Jose, CA. The role entails designing, simulating, and verifying RTL blocks. Candidates should possess a Bachelor's in Electrical Engineering, Computer Engineering or Computer Science, and experience with...- A leading tech company based in Sunnyvale, CA is seeking a PCIe Design Engineer to lead the design of high-performance ASICs for AI/ML hardware acceleration. The role involves RTL development, managing comprehensive documentation, and integrating subsystem functionality...
$160k - $220k
..., concede and move on. Educate Your Ego: Selflessly collaborate towards our shared purpose. About the role As an RTL Design / Microarchitecture Engineer, you will define and implement key microarchitectural components of our SoC/IP. You will work closely with architecture...$2,000 per month
...from top-tier investors and staffed by leading engineers, Etched is redefining the infrastructure... ...industry in history. Job Summary As an RTL Engineer at Etched, you will be critical... ...efficiently. You will develop and implement design verification strategies for both our...Work experience placementWork at officeRelocation package- Etched.ai, Inc. in San Jose is seeking an RTL Engineer to ensure AI chip operations are efficient and correct. In this role, you'll develop design verification strategies for existing and upcoming ASIC designs, collaborate with architects, and work in a fast-paced environment...
- Samsung Electronics Perú is hiring an Engineer for GPU RTL Design in San Jose, California. In this role, you will design complex RTL blocks for next-generation mobile GPUs, ensuring high-quality and robust designs through collaboration across teams. The ideal candidate...Worldwide
- ...SpaceX is actively developing the technologies to make this possible, with the ultimate goal of enabling human life on Mars. SR. RTL DESIGN ENGINEER (SILICON ENGINEERING) At SpaceX we’re leveraging our experience in building rockets and spacecraft to deploy Starlink, the...Worldwide
$181.1k - $318.4k
...seeking talented Analog Mixed‑Signal designers to join our high‑speed SerDes team. Our team specializes in... ...intellectual‑property (IP) for Apple’s world‑leading system‑on‑chip (SOC). In this role,... ...large teams and guiding junior engineers to develop circuit components...Relocation package- A cutting-edge AI infrastructure company is seeking an experienced RTL to PD Engineer to own design handoffs and ensure high-quality implementations in the development of next-generation AI silicon. Applicants should have over 3 years of experience in RTL-to-PD processes...Flexible hours
$110k - $300k
A leading technology company in San Jose is seeking an experienced ASIC/SoC Engineer to lead RTL design, simulation, and verification efforts. The ideal candidate will have a strong background in electrical engineering with expertise in RTL design, Verilog, and System Verilog...$167.1k - $250.7k
A leading semiconductor company is looking for a CPU Micro-architecture and RTL Design Engineer in Santa Clara, California. This role involves the development of CPU RTL designs suitable for high-performance, low-power devices. The successful candidate should have a strong...$158.76k - $194.04k
...platforms are continuing to enable leading technology companies around... ...every market segment of chip design, including artificial... ...in computer science, computer engineering, electrical engineering or related... ...experience with CPU RTL design in one or more of the...Work experience placement- ...looking for an adaptive, self-motivative design verification engineer to join our growing team. As a key contributor, you will be part of a leading team to drive and improve AMD's... ...to other teams PREFERRED EXPERIENCE: RTL spyglass/lint RTL power design/optimization...
- ...Inc. in Cupertino, California is seeking talented Analog Mixed-Signal designers to join their high-speed SerDes team. The role involves working on high-performance wireline transceivers and leading discussions with cross-functional teams to create specifications. Candidates...
$138k - $198k
Google Inc. in Sunnyvale, CA, is seeking a Soc Design Engineer to drive innovation in TPU technology for AI applications. In this role, you... ...field, along with relevant experience in digital logic design and RTL coding. This full-time position offers a salary range of $138,...Full time
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to Lead SERDES RTL Design Engineer. Be the first to apply!
Related searches
- lead network engineer San Jose, CA
- lead system engineer San Jose, CA
- lead algorithm engineer San Jose, CA
- lead industrial engineer San Jose, CA
- lead operating engineer San Jose, CA
- lead infrastructure engineer San Jose, CA
- lead engineer San Jose, CA
- senior software design engineer San Jose, CA
- data center design engineer San Jose, CA
- senior design verification engineer San Jose, CA
