Sr. SOC/ASIC Physical Design Engineer (Silicon Engineering)
$160k - $220kSpaceX
SpaceX was founded under the belief that a future where humanity is out exploring the stars is fundamentally more exciting than one where we are not. Today SpaceX is actively developing the technologies to make this possible, with the ultimate goal of enabling human life on Mars. SR. SOC/ASIC PHYSICAL DESIGN ENGINEER (SILICON ENGINEERING) At SpaceX we’re leveraging our experience in building rockets and spacecraft to deploy Starlink, the world’s most advanced broadband internet system. Starlink is the world’s largest satellite constellation and is providing fast, reliable internet to millions of users worldwide. We design, build, test, and operate all parts of the system – thousands of satellites, consumer receivers that allow users to connect within minutes of unboxing, and the software that brings it all together. We’ve only begun to scratch the surface of Starlink’s potential global impact and are looking for best-in-class engineers to help maximize Starlink’s utility for communities and businesses around the globe. We are seeking a motivated, proactive, and intellectually curious engineer who will work alongside world-class cross-disciplinary teams (systems, firmware, architecture, design, validation, product engineering, ASIC implementation). In this role, you will be developing cutting-edge next-generation silicon for deployment in space and ground infrastructures around the globe. These chips are enabling connectivity in places it has previously not been available, affordable or reliable. Your efforts will help deliver cutting-edge solutions that will expand the performance and capabilities of the Starlink network.
RESPONSIBILITIES:
Perform partition synthesis and physical implementation steps (e.g. synthesis, floorplanning, power/ground grid generation, place and route, timing, noise, physical verification, electromigration, voltage drop, logic equivalency and other signoff checks) Develop/improve physical design methodologies and automation scripts for various implementation steps Closely collaborate with the ASIC design team to drive architectural feasibility studies, develop timing, power and area design targets, and explore RTL/design tradeoffs Resolve design/timing/congestion and flow issues, identify potential solutions and drive execution Run, debug, and fix signoff closure issues in static timing analysis (STA), noise, logic equivalency, physical verification, electromigration and voltage dropBASIC QUALIFICATIONS:
Bachelor’s degree in electrical engineering, computer engineering or computer science 5+ years of ASIC and/or physical design flow development experience in industryPREFERRED SKILLS AND EXPERIENCE:
Strong experience in ASIC/SOC RTL2GDSII physical design and signoff flows Strong experience with industry standard EDA tools including understanding of their capabilities and underlying algorithms Knowledge of deep sub-micron FinFET and CMOS solid state physics Knowledge of CMOS digital design principles, basic standard cells their functionality, standard cell libraries Understanding of CMOS power dissipation in deep submicron processes leakage/dynamic Familiar with CMOS analog circuit and physical design Knowledge of DFT/Scan/MBIST/LBIST and understanding of their impact on physical design flows Good scripting skills (csh/bash, Perl, Python, TCL, Makefile etc.) Self-driven individual with a can-do attitude, willing to learn, and an ability to work in a dynamic group environmentADDITIONAL REQUIREMENTS:
Ability to work extended hours and weekends as needed to meet critical project milestonesCOMPENSATION AND BENEFITS:
Pay range: Physical Design Engineer/Senior: $160,000.00 - $220,000.00/per year Your actual level and base salary will be determined on a case-by-case basis and may vary based on the following considerations: job-related knowledge and skills, education, and experience. Base salary is just one part of your total rewards package at SpaceX. You may also be eligible for long-term incentives, in the form of company stock, stock options, or long-term cash awards, as well as potential discretionary bonuses and the ability to purchase additional stock at a discount through an Employee Stock Purchase Plan. You will also receive access to comprehensive medical, vision, and dental coverage, access to a 401(k) retirement plan, short & long-term disability insurance, life insurance, paid parental leave, and various other discounts and perks. You may also accrue 3 weeks of paid vacation & will be eligible for 10 or more paid holidays per year. Exempt employees are eligible for 5 days of sick leave per year.ITAR REQUIREMENTS:
To conform to U.S. Government export regulations, applicant must be a (i) U.S. citizen or national, (ii) U.S. lawful, permanent resident (aka green card holder), (iii) Refugee under 8 U.S.C. § 1157, or (iv) Asylee under 8 U.S.C. § 1158, or be eligible to obtain the required authorizations from the U.S. Department of State. Learn more about the ITAR here. SpaceX is an Equal Opportunity Employer; employment with SpaceX is governed on the basis of merit, competence and qualifications and will not be influenced in any manner by race, color, religion, gender, national origin/ethnicity, veteran status, disability status, age, sexual orientation, gender identity, marital status, mental or physical disability or any other legally protected status. Applicants wishing to view a copy of SpaceX’s Affirmative Action Plan for veterans and individuals with disabilities, or applicants requiring reasonable accommodation to the application/interview process should reach out to View email address on click.appcast.io.$165k - $230k
...with the ultimate goal of enabling human life on Mars. SR. ASIC DESIGN VERIFICATION ENGINEER (SILICON ENGINEERING) At SpaceX we’re leveraging our... ...orientation, gender identity, marital status, mental or physical disability or any other legally protected status. Applicants...SeniorPermanent employmentFull timeTemporary workWorldwideWeekend work$160k - $225k
...enabling human life on Mars. SR. RTL DESIGN ENGINEER (SILICON ENGINEERING) At SpaceX we’... ..., product engineering, ASIC implementation). In this role... ...those IPs and support the physical implementation team (synthesis... ...power optimization ASIC/SoC system integration experience...SeniorPermanent employmentTemporary workWorldwideWeekend work$160k - $225k
...goal of enabling human life on Mars. SR. IC PACKAGE DESIGN ENGINEER (SILICON ENGINEERING) At SpaceX we’re... ...design, validation, product engineering, ASIC implementation). In this role, you will... ..., computer engineering, or physics 5+ years of experience with IC package...SeniorPermanent employmentContract workTemporary workFor contractorsFor subcontractorWork at officeWorldwideWeekend work$120.3k - $210.1k
We are seeking an ASIC Power Engineer to drive SoC power simulation, analysis and optimization... ...test cases within design verification environments. - Generate accurate pre-silicon power estimations for design... ...across architecture, RTL, and physical implementation levels,...SuggestedRelocation- ...Vehicles which provide enormous scope for growth and making an impact. About the Job We are seeking a highly skilled Senior SoC/ASIC Physical Design Engineer to lead and drive the physical design activities to successful closure by collaborating closely with RTL and other...Senior
$200k - $285k
...ofenabling human life on Mars. PRINCIPAL ASIC DESIGN ENGINEER (STARSHIELD) Starshield leverages... ...for those IPs and support the physical implementation team (synthesis timing... ...closure formality check). Participate in silicon bring-up and in the development of automated...Permanent employmentFull timeTemporary workWeekend work- Apple Inc. is looking for an experienced engineer to join our wireless silicon development team. This role focuses on signal processing design for wireless communication SoCs, emphasizing efficient designs and close collaboration with algorithm and software teams. Key responsibilities...Senior
$120.3k - $210.1k
...Apple’s growing wireless silicon development team. Our wireless SoC organization is responsible... ...highly energy-efficient design and new technologies that... ...vertically integrated engineering team spanning RF/Analog architecture... ...be at the center of the ASIC debug efforts,...Relocation$130.6k - $160k
Key Responsibilities Design and implement sensor timing... ..., and overall SoC architecture Collaborate... ...sensor digital/analog engineers for system integration... ...and validation Work with physical design teams on floor planning... ...-up, validation, and silicon debugging Collaborate with...Senior$125k - $150k
...free power. We are applying science and engineering to design transformational technologies. Whether... ...through collaboration with engineering, physics, and project management teams. Produce... ...depending on the position offered (non‑Sr., Sr., Lead or Manager). The...SeniorWork at office- A semiconductor company is seeking a Senior SoC/ASIC Physical Design Engineer who will lead the physical design activities and collaborate closely with engineering teams. This role involves establishing modern design flows and optimizing performance while focusing on design...Senior
- ...Irvine, California is seeking an engineer for its growing wireless silicon development team. The position entails designing CPU-based subsystems for... ..., low power wireless SoCs, facilitating collaboration... ...degree and have familiarity with ASIC design flow and digital design...Senior
$141.3k - $226k
...on chips that enable Physical Layer Products for High... ...Architect block‑level design specifications from marketing... ...‑level simulations & silicon debug. Scripting for... ...in EE or Computer Engineering, with a minimum of 8... ...languages relevant to the ASIC development process -...Work experience placementRemote work- ...connected, more intelligent, more sustainable for everyone. Sr. EMC Design Engineer This role is responsible for the development of electrical... ..., gender identity, genetic information or characteristics, physical or mental disability, marital/domestic partner status, age,...SeniorFull timeContract workWork at officeFlexible hours
$170k - $200k
Senior FPGA Design Engineer (Wireless Technology) 3 days ago Be among the first 25 applicants This... ...designs. Experience with Xilinx FPGAs, SoCs, and the Vivado IDE. Preferred... ...Experience with communication systems on FPGA or ASIC designs. Jobot is an Equal Opportunity Employer...SeniorLocal areaFlexible hours- A leading aerospace company is seeking a Sr. RTL Design Engineer in Irvine, CA, to work on cutting-edge ASICs for their Starlink project. The role involves evaluating architectural trade-offs, implementing RTL designs, and verifying all aspects closely with the verification...Senior
$120.3k - $210.1k
Apple Inc. is seeking an ASIC Power Engineer in Irvine, California. The position focuses on driving SoC power simulation and optimization for wireless products. Responsibilities include power estimation, analysis, and collaboration with engineering teams to improve energy...- ...leading technology company is seeking a skilled professional to join its wireless silicon development team. The role involves the design of signal processing for wireless communication SoCs, requiring a Bachelor's degree and 3+ years experience. Key responsibilities...
- ...Design (Integration) Engineer Location: Orange County, CA / Bay Area, CA (Onsite... ...of complex digital IPs and ASICs Define micro-architecture specifications... ...team Assist physical design team in floorplan and... ...designing complex IP and SoC Experience in AXI, DDR4,...Full timeContract workNight shift
$108k - $172.8k
Staff Memory Circuit Design Engineer page is loaded## Staff Memory Circuit Design Engineerlocations... ...and verification - Floorplan physical implementation and leafcell layout integration... ..., and timing diagrams - Specify silicon test plan and correlate silicon to simulation...Local area$159.2k - $215.3k
...implementing the digital chip SOCs for communications via Low Earth... ...communication scenarios on pre silicon and post silicon environments. Work with the design and communication systems team... ...in Electrical or Communications Engineering or a related field - 3 years...SeniorPermanent employmentFull timeLocal areaFlexible hours$127.1k - $203.4k
...Description:This opening work on chip design which enables 10Gbps/40Gbps/1... ...RTL/gate level simulations & silicon debuggingscripting for... ...B.S degree in EE or computer Engineering. Minimum of 12 years of work... ...in languages relevant to the ASIC development process including...Work experience placementLocal areaRemote work$141.3k - $226k
...the development of complex SOCs targeted towards Touch Controllers... .... As a verification engineer, your responsibilities will... ...simulations and work with design engineers to verify fixes.... ...prototype (pre-tapeout) and ASIC. Replicating silicon bugs in simulation environments...SeniorFull timeLocal area- Engineer, Senior or Principal- Electronic Design Full-time Engineer, Senior or Principal- Electronic Design... ...test strategies for post-silicon analog electrical parameters of physical layer (PHY) SerDes (... ...speed broadband Mix-signal ASICs. - Develop and optimize PHY...SeniorFull timeWork experience placement
$85 per hour
Join AZAD as a Senior Product Compliance Engineer to be a critical partner to the Global... ...team. Your mission: ensure that product designs align with evolving environmental and regulatory... ...coding skills Work Environment & Physical Requirements: 40% of work may be...SeniorHourly payFull timeWork at officeLocal areaFlexible hours- A leading aerospace manufacturer in California is seeking a Sr. RFIC Design Engineer to work on advancing technologies for satellite communication. You will design and develop RF/analog/mixed-signal circuits within a dynamic team focused on maximizing the global impact...Senior
$121.65k - $194.3k
Overview Arcadis is the world's leading company delivering sustainable design, engineering, and consultancy solutions for natural and built assets. We are more than 34,000 people, in over 30 countries, dedicated to improving quality of life. With the power of many curious...SeniorFull timePart timeWork at officeLocal area- ...sustainable form of carbon‑free power. We are applying science and engineering to design transformational technologies. Whether it's harnessing... ...adaptable Cooperate and communicate well with engineering, physics/science, project management and procurement groups About...Work experience placementWork at officeFlexible hours
$120k - $192k
...before you apply. Job Description: The Central Engineering Team is responsible for standard cell development and custom design solutions that power cutting-edge AI compute... ...Candidate Will Have: Strong understanding of physical implementation. Experience working with...Full timeLocal area$115k - $140k
...sustainable form of carbon‑free power. We are applying science and engineering to design transformational technologies to harness fusion, improve... ...and adaptable. Communicate effectively with engineering, physics/science, project management, and procurement groups....Flexible hours
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to Sr. SOC/ASIC Physical Design Engineer (Silicon Engineering). Be the first to apply!
- senior software design engineer Irvine, CA
- data center design engineer Irvine, CA
- senior design verification engineer Irvine, CA
- sr. product engineer Irvine, CA
- digital design engineer Irvine, CA
- cad design engineer solidworks Irvine, CA
- catia design engineer Irvine, CA
- senior product design engineer Irvine, CA
- new product engineer Irvine, CA
- ic design engineer Irvine, CA

