DFT Engineer
$65 - $130 per hourSelectMinds
Benefits:
If you're passionate about developing robust DFT solutions for advanced semiconductor products, we'd love to hear from you.
Compensation: $65.00 - $130.00 per hour
About Us We work to deliver profitability in your business - with effective communication, consulting, and interactive solutions. Following an Agile Work Approach, we make sure you get the ideal solutions at minimum expenses. Work Approach Our Philosophy
Our Philosophy starts-and-ends at the Client-first approach. Be it understanding your business requirements to choosing the right technologies, we work as a collective team that takes all the possible steps to grow continuously towards our common goal. Work Policy We promote a collaborative work environment. We involve everyone working in the organization in community decisions and encourage them to think from a broader perspective. Our work process promotes flexibility and we maintain a high level of discipline at different levels of execution. The Future SelectMinds have years of experience in the domain helps us understand the need-of-the-hour better. This understanding drives us to a better future with every minute ticking. We believe we will be taking off major businesses from their flagship positions, with the products we are eyeing today.
- Day-1 Onsite
- Competitive salary
- Opportunity for advancement
- Design and implement DFT architecture for ASIC and SoC designs.
- Develop and integrate Scan Compression, MBIST, LBIST, JTAG, and IJTAG solutions.
- Perform ATPG, fault simulation, and test coverage analysis.
- Support silicon bring-up, debug, characterization, and production test activities.
- Collaborate closely with Design, Verification, Physical Design, and Product Engineering teams throughout the development lifecycle.
- Strong expertise in Scan, Scan Compression, MBIST, LBIST, ATPG, and JTAG technologies.
- Solid understanding of IEEE 1149.1, IEEE 1500, and IEEE 1687 (IJTAG) standards.
- Experience with one or more industry-standard DFT tools:
- Synopsys TestMAX / DFT Compiler
- Siemens Tessent
- Cadence Modus
- Proficiency in Verilog and/or SystemVerilog.
- Scripting experience using Python, Perl, Tcl, or Shell.
- Preferred Qualifications
- Experience with ASIC/SoC development.
- Background in silicon bring-up, debug, and production test.
- Strong problem-solving skills and the ability to work effectively in cross-functional engineering teams.
If you're passionate about developing robust DFT solutions for advanced semiconductor products, we'd love to hear from you.
Compensation: $65.00 - $130.00 per hour
About Us We work to deliver profitability in your business - with effective communication, consulting, and interactive solutions. Following an Agile Work Approach, we make sure you get the ideal solutions at minimum expenses. Work Approach Our Philosophy
Our Philosophy starts-and-ends at the Client-first approach. Be it understanding your business requirements to choosing the right technologies, we work as a collective team that takes all the possible steps to grow continuously towards our common goal. Work Policy We promote a collaborative work environment. We involve everyone working in the organization in community decisions and encourage them to think from a broader perspective. Our work process promotes flexibility and we maintain a high level of discipline at different levels of execution. The Future SelectMinds have years of experience in the domain helps us understand the need-of-the-hour better. This understanding drives us to a better future with every minute ticking. We believe we will be taking off major businesses from their flagship positions, with the products we are eyeing today.
Vacancy posted 4 days ago
Similar jobs that could be interesting for youBased on the DFT Engineer in Santa Clara, CA vacancy
- ...Design For Test (DFT) Engineer LeadStack Inc. is an award winning, one of the nation's fastest growing, certified minority owned (MBE) staffing services provider of contingent workforce. As a recognized industry leader in contingent workforce solutions and Certified...SuggestedFor contractors
- ...Job Description Job Description Job title: DFT Engineer Location: Santa Clara, California • 5+ years of hands-on experience in DFT and ATPG for SoC or ASIC designs • Strong understanding of DFT fundamentals including controllability, observability, and...Suggested
$2,500 per month
...hundreds of millions from top-tier investors and staffed by leading engineers, Etched is redefining the infrastructure layer for the fastest... ...seeking a highly skilled and motivated Design For Testability (DFT) Engineer to join our dynamic team. The ideal candidate will be...SuggestedWork at officeRelocation package$168k - $264.5k
...make a lasting impact on the world.Join NVIDIA's Design-for-Test Engineering team in Santa Clara, CA, where we are driven by a passion for... ...AI. We keep evolving to solve emerging challenges. As a Senior DFT - Silicon Validation Engineer, you will work on ground breaking...SuggestedFull timeShift work- ...devices. Together, you and your team will enable our customers to do all the things they love with their devices. The DFT Design Verification Engineer will be on a team which is responsible for the complete DFT pre-silicon verification and support for silicon bring-up...Suggested
$168k - $264.5k
We are now looking for a Senior DFT Methodology Engineer! As a Senior DFT Methodology Engineer, you will architect and develop the test methodologies that make our next generation of silicon testable, debuggable, and secure from the very first bring-up. NVIDIA has crafted...Full time$167.7k - $245.2k
...development of test benches to verify comprehensive Design-for-Test (DFT) architecture that supports ATE screening, in-system test,... ...verification. Minimum QualificationsBachelor’s in Electrical Engineering or equivalent with at least 7+ years (or Master's with 4+ years...Full timeTemporary workLocal areaFlexible hours3 days per week$168k - $264.5k
As a Senior DFT Engineer - Post-Silicon , you will take pioneering DFT capabilities beyond implementation—connecting silicon behavior, test data, and product learning to deliver robust, production-ready DFT solutions for NVIDIA’s most advanced chips.NVIDIA has continuously...Full time$136k - $218.5k
...human imagination and intelligence. Make the choice to join us today.Design-for-Test Engineering at NVIDIA works on groundbreaking innovations involving crafting creative solutions for DFT architecture, verification and post-silicon validation on some of the industry's...Full time- Job description Senior DFT EngineerMoTek Technologies has an immediate opening for a Senior DFT Engineer:The ideal candiate will be responsible for DFT flows and implementation Run RTL, gate, and gate with SDF simulations to confirm correct functionality of DFT logic. Generate...Immediate start
- ...Cisco's Silicon One team in San Jose seeks an experienced engineer to lead test planning and DFT verification for next-gen silicon. You will develop test benches and own MBIST methodology across the portfolio, collaborating with RTL and physical design teams to ensure...
$155k - $222.6k
...will be in the Silicon One development organization as an ASIC Engineer, with a primary focus on Design-for-Test. You will work with Front... ...physical design teams to understand chip architecture and drive DFT requirements early in the design cycle. As a member of this team...Full timeTemporary workLocal areaFlexible hours$100k
...our IP even better. In this role, you will be responsible for DFT implementation using industry standard tools for high-speed CPU... ...Who you areYou have a Bachelor’s, Master’s, or PhD in Electrical Engineering, Computer Engineering, or Computer Science, along with 10+...Permanent employmentRemote workWorldwide$160k - $275k
...systems including hardware and software to train and run the largest ML workloads for AGI. MatX is seeking a Silicon Design-For-Test (DFT) engineer to join our team as we create best-in-class silicon for high-performance and sustainable GenAI. The successful candidate for...Daily paidFull timeWork experience placementWork at officeLocal areaRemote workMonday to FridayFlexible hours- Job-ID33217642Reference26-01963Job SummaryWe are looking for a skilled DFT/ATPG Engineer with 5+ years of hands-on experience in ASIC/SoC design and manufacturing test. The candidate should have strong knowledge of DFT fundamentals, ATPG, scan-based testing, MBIST,...
$125.7k - $203.1k
...Silicon One development organization as an ASIC Design for Test Engineer with a primary focus on Design-for-Test. You will work with frontend... ...Physical Design teams to understand chip architecture and drive DFT requirements early in the design cycle. You will: Implement the...Full timeTemporary workWork experience placementInternshipLocal areaFlexible hours$129.4k - $207k
...Broadcom's ASIC Product Division (APD) is seeking candidates for a DFT position. The successful candidate will be responsible for... ...bring-up at ATE and RMA supportWorking closely with STA and DI Engineers design closure for testGenerating, Verifying & Debugging Test vectors...Full timeLocal area- ...Cisco Systems, Inc.- Silicon One team is looking for a seasoned test engineer to lead DFT planning, develop test benches, and verify complex silicon designs. The role emphasizes collaboration with design, verification, and PD teams to ensure robust test coverage across...
- ...Cisco Systems, Inc. is seeking an experienced engineer to lead test planning and design-for-test development for advanced silicon platforms. You will craft test benches, verify DFT architectures, and collaborate with design and PD teams to implement robust in-system test...
$167.7k - $245.2k
...development of test benches to verify comprehensive Design-for-Test (DFT) architecture that supports ATE screening, in-system test,... .... Minimum Qualifications Bachelor's in Electrical Engineering or equivalent with at least 7+ years (or Master's with 4+ years...Full timeTemporary workLocal areaFlexible hours3 days per week- ...Job Description Job Description Requirements: Good understanding of DFT fundamentals and methodology Experience with DFT insertion and verification Experience with Tessent tools: Tessent Streaming Scan Network Op SW Tessent MemoryBIST-NS Ap SW Tessent...
- ...DFT Engineer Location: San Jose, CA, Fort Collins, CO, Allentown, PA, Irvine, CA, Minneapolis, MN. Duration: Full-time/Perm Client's ASIC Product Division is seeking candidates for a DFT Lead position at our Fort Collins, Colorado Development Center. The successful...Permanent employmentFull time
$60k - $148.5k
...DFT Engineer Role Purpose: The purpose of this role is to lead the VLSI development and design of the system by defining the various functionalities, architecture, layout, and implementation for a client. Experience: 6 to 8 years. Key Responsibilities: Create and...Minimum wageLocal area$121.9k - $195k
..., please Sign-In before you apply. Job Description: Broadcom’s Core Switching Group division is seeking a candidate for a DFT engineer. Products include networking switches for Scale up and Scale Out for traditional and AI data centers. This position is at our R&...Full timeLocal areaShift work- ...Job title:DFT Engineer Location:Santa Clara CA Duration:Long term Experience:8-15 Years Role Purpose We are hiring a DFT Engineer with hands-on experience in Scan, ATPG, MBIST, or Boundary Scan Key Responsibilities: Work on Scan insertion, ATPG...
$168k - $264.5k
...and intelligence. Make the choice to join us today.Design-for-X Engineering at NVIDIA works on groundbreaking innovations involving... ...senior member in our team, you will work on innovating in the DFT Power, Thermal & Voltage Noise Methodology areas.This will include...Full time- ...NVIDIA is seeking a highly motivated DFT Engineer to join its Design-for-Test team in California. You will work on end-to-end DFT for the world's most sophisticated chips, partnering with EDA vendors and internal CAD to enhance automation and efficiency. You will mentor...
- ...Cisco's Silicon One team is seeking an ASIC Engineer focused on Design-for-Test. You will collaborate with Front-end RTL and backend physical design to drive DFT requirements early in the design cycle as we craft next-generation networking chips. The role emphasizes post...
- ...Meta is seeking an ASIC Engineer specializing in Design for Test (DFT) on the Infrastructure Silicon team. You will architect testability solutions for large-scale ASICs and drive DFT strategies from RTL to silicon bring-up. Responsibilities include achieving high fault...
- ...Job Description Job Description Benefits: Day-1 Onsite Competitive salary Opportunity for advancement DFT Engineer (Design for Test) Location: Santa Clara, CA (Onsite) Employment Type: Long-Term Contract Interview Process: Virtual Interviews...Long term contractLocal area
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to DFT Engineer. Be the first to apply!




