SoC Design Verification Engineer
Apple Oakbrook
SoC Design Verification Engineer
Work Locations (2) Submit Resume
Do you have a passion for invention and self-challenge? This position gives you the opportunity to be a part of one of the most innovative and key projects that Apple's Silicon Engineering Group has embarked upon to date. As part of our team, you will have the opportunity to take the lead and contribute to verifying a set of sophisticated SoCs that are driving Apple's flagship Cellular 5G platform. As a member of this team you will integrate multiple sophisticated IP-level DV environments, craft highly reusable UVM TB, implement effective coverage-driven and advised test infrastructure, deploy new tools, develop and deploy AIML methodology, and implement ideas to improve the quality of tape-out readiness of all our chips. By collaborating with other product development groups across Apple, you can push the industry boundaries of what complex SoCs can do and improve the product experience for our customers across the world! You will be able to learn all aspects of a large-scale SoC, different types of SoC architecture, many high-speed layered protocols, the industry's standard methodologies on low-power architecture, outstanding DV methodology, verification on accelerated platforms, knowledge of cellular protocol, FW-HW interactions, complexities of multi-chip SoC debug architecture, etc.
As a Design Verification Engineer on our team, you'll be at the center of the verification effort within our silicon design group responsible for crafting and productizing innovative Cellular SoCs! This position requires someone comfortable with all areas of SoC design verification engineering. We are looking for someone who thrives in a dynamic multi-functional organization, is not afraid to debate ideas openly, and is flexible enough to shift within constantly evolving requirements.
Responsibilities:
- Understand and apply details of High-Efficiency SoC Architecture, standard SoC peripherals such as SPI, I2C, UART, Timer, high BW DMAs, memory management schemes, low power spec, multi-processor systems, DDR, PCIe, Memory Controller Sub Systems, USB, PLL, power up, Secured Boot schemes.
- Build coverage-driven verification plans from specifications, and review and refine them to achieve coverage targets.
- Create IP level module and sub-system verification plan, TB, portable test benches, sequences, and test infrastructure.
- Architect UVM-based highly reusable test benches and integrate sophisticated multi-instance VIPs, sub-system test benches, and test suites to SoC level, achieve targeted coverage, and work with design, architecture, SW, FW, and external IP delivery teams to efficiently integrate and verify overall SOC design.
- Work closely with DV methodology architects to improve verification flow.
Minimum Qualifications:
- B.S and 10+ years of experience required
- Demonstrated knowledge of object-oriented programming principles and experience in any OOP-based language (e.g., Python, C++, Java, or SystemVerilog).
- Digital Design experience
Preferred Qualifications:
- MSEE, MSCS or beyond is preferred.
- Coursework in Computer Architecture, Networking Protocol.
- Hands-on experience developing UVM-based testbenches in SystemVerilog, demonstrating applied understanding of object-oriented programming.
- Experience in Digital Design.
- Experience in Developing Reference Model of DUT and Verification using HVL.
- Excellent communication, problem-solving skills, and the desire to seek diverse challenges.
Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant At Apple, we believe accessibility is a fundamental human right. You'll find that idea reflected in everything here — in our culture, our benefits and our digital tools. By welcoming as many perspectives as possible, we help you build a career where you feel like you belong. Learn about accessibility in Apple's workplace Learn about reasonable accommodations for job applicants Apple accepts applications to this posting on an ongoing basis. Submit Resume Back to search results See all roles in Austin
$126.8k - $190.9k
A leading technology company located in Cupertino is seeking a Design Verification Engineer who will be responsible for verifying the functionality and performance of SOCs. The role involves collaboration across various teams to ensure the highest quality in chip design...Suggested- ...as below: Architect block and full-chip verification environments using HVLs and constrained random techniques for SOCs with embedded CPUs and mixed signal... ...Debug RTL and Gate simulations and work with design engineers to verify fixes. ○ Write diagnostics for...Suggested
- ...AMD Design Verification Engineer What You Do At AMD Changes Everything At AMD, our mission is to build great products that accelerate next-generation... ...growing team. As a key contributor, you will be part of a SOC team to drive and improve AMD's abilities to deliver the...Suggested
$120k - $240k
Cerebras in Sunnyvale, California, is seeking a Design Verification Engineer to work closely with architects, designers, and engineers to ensure high-quality design for silicon. Responsibilities include developing verification strategies, implementing tests, and debugging...SuggestedRemote job- A leading tech company in California is seeking a GPU Design Verification Engineer to join their Silicon Technologies group. This role involves pre-silicon RTL verification for Apple GPUs, requiring expertise in software engineering and GPU architecture. Key responsibilities...Suggested
- Advanced Micro Devices is looking for a skilled Design Verification Engineer to join the Network Technologies Solutions Group. This role involves developing UVM-based testbench architectures and leading verification efforts on complex ASIC designs. The ideal candidate...
- ...Looking for a Design verification engineer with 10+ years of experience for one of our clients at Sunnyvale, CA onsite role. Please apply if you are... ...this role. Responsibilities Define and implement IP/SoC verification plans, build verification test benches to enable...
- ...Design Verification Engineer Work Locations (3) Submit Resume Apple is where individual imaginations gather together, committing to the values... ...baseband modems and RF link controllers for Apple's SOCs, you'll craft highly reusable UVM verification environments...WorldwideNight shift
$181.1k - $318.4k
...Design Verification Engineer Does making the next great technology product excite you? Imagine what you could do here. At Apple, our new ideas... ...verifying the functionality and performance of Apple's premier SOCs. This is a critical job within Apple's Hardware Technology...Relocation- ...Avicena is seeking a talented and detail-oriented ASIC Design Verification (DV) Engineer to join our chip design team. You'll play a crucial role in... ...Experience: 3+ years of professional experience in ASIC/SoC design verification. UVM Expertise: Strong...
- ...Job Title Architect and create verification environments using System-Verilog and universal verification methodology-UVM IPs and SoCs with embedded CPUs and analog mixed-signal interfaces. Develop test plans and coverage metrics from specifications and writing block...
$141.91k - $200.34k
...Intel IP Verification Engineer The world is transforming - and so is Intel. Here at Intel, we believe... ...on earth. We work every single day to design and manufacture silicon products that... ...IP delivering to multiple Server SoCs. A successful candidate will have proven...Work experience placementLocal areaShift work- ...Design Verification Engineer Sunnyvale, CA Do you want to be part of the AI revolution? Do you want to think out of the box, thriving on challenges... ...an experienced design verification engineer to join our SoC team at Baidu's Sunnyvale office. The successful candidate...Work at office
- ...Design Verification Engineer Location: Sunnyvale, CA Visa Type: C2C allowed We need someone with experience either in Block or SoC level verification with hands-on on UVM / OVM and strong C/ C++ coding skills Required: ~7+ years of ASIC verification experience...
- ...Design Verification Engineer Location: Mountain View CA Strong understanding of SV and UVM and good debugging skills. Understanding of AMBA... ...Verilog-based verification environments for IP/subsystem/SoC level testing. Develop directed and random testcases, perform...
- ...Design Verification Engineer We are seeking a skilled Design Verification Engineer to join our hardware engineering team. The ideal candidate will... ...Develop and execute verification plans for digital IPs or SoCs. Write and maintain testbenches using SystemVerilog/UVM....
- ...and Oracle. THE PERSON: We are seeking a high-impact Design Verification Engineer with strong technical depth, ownership, and the ability to... ...leading verification efforts across IP, subsystem, and SoC levels. You will work in a fast-paced, highly collaborative...
$147k - $220k
...with us. Ampere is a semiconductor design company for a new era, leading the future of computing... ...About the Role: As an IP Design Verification Engineer , you will focus on verification of Ampere IPs and SoCs. Your work will ensure that our IPs meet...Local area$60k - $148.5k
...Job Title: Design Verification Engineer City: Santa Clara State/Province: California Posting Start Date: 5/20/26... ...System Verilog-based verification environments for IP/subsystem/SoC level testing Develop directed and random testcases, perform...Minimum wageLocal area$126.8k - $220.9k
Wireless PHY Design Verification Engineer Join Apple's Wireless Connectivity team developing state-of-the-art WiFi SoCs that power hundreds of millions of Apple products worldwide. You'll be part of our vertically integrated organization shaping next-gen wireless technology...WorldwideRelocation$126.8k - $220.9k
...Wireless Connectivity team developing state‑of‑the‑art WiFi SoCs that power hundreds of millions of Apple products worldwide... ...technology from concept through production. As a Wireless Design Verification Engineer, you'll ensure first‑time‑right silicon success through sophisticated...WorldwideRelocation$100k
...hard problems. We are growing our team and looking for contributors of all seniorities. Tenstorrent is seeking a SoC Physical Design Verification Engineer to drive full‑chip signoff and ensure manufacturable, high‑quality silicon across advanced technology nodes. You’ll...Permanent employment$163k - $237k
...Bachelor's degree in Electrical Engineering, Computer Engineering,... ...8 years of experience with verification methodologies and languages such... ...bug‑free Silicon in complex SoCs. Experience in ARM and RISC‑... ...the verification of digital design blocks by understanding the design...Worldwide$181.1k - $318.4k
...team spearheads the development of complex System-on-Chip (SoCs) like the N1 family, enabling this experience in both current... ...is the ideal place for you. Description As a Wireless MAC Design Verification Engineer, you’ll be instrumental in our WCS group’s verification...Relocation$138k - $198k
...Qualifications Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science... .... 4 years of experience with design verification. Experience in verifying digital logic... ...chips. Experience with three or more SoC projects/cycles. Experience verifying...Full timeWorldwide$2,000 per month
...of millions from top-tier investors and staffed by leading engineers, Etched is redefining the infrastructure layer for the fastest... ...industry in history. Job Summary We are seeking a Design Verification Engineer to join our Systems/Performance Verification team...Work at officeRelocation package$164.47k - $311.89k
...Description: About the Role Intel is seeking a Senior Design Verification Engineer for the Silicon Chassis team. In this role, you will own... ...DV); with extensive background in IP DV, and subsystem and SoC-level verification ~ Experience in interconnects, caches,...InternshipLocal areaImmediate startShift work- NVIDIA Gruppe is looking for a SoC ASIC Verification Engineer New Grad in Santa Clara, California. The role includes defining verification strategies and ensuring requirements are met for next-gen CPUs. Candidates should have a relevant EE, CS, or CE degree and skills...
- A leading technology company in Santa Clara is looking for a Design Verification Engineer to ensure the functionality and performance of their SOCs. The role involves developing test plans, collaborating with design teams, and verifying various hardware components. The...
$100k - $166.75k
We are now looking for a SoC ASIC Verification Engineer New Grad! NVIDIA is seeking to hire a verification engineer to verify the world's most powerful... ...of next generation CPU. Work with architects, RTL designers, FPGA, emulation engineers to ensure that verification requirements...
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to SoC Design Verification Engineer. Be the first to apply!
- design verification engineer Sunnyvale, CA
- senior design verification engineer Sunnyvale, CA
- soc design verification engineer Sunnyvale, CA
- senior software design engineer Sunnyvale, CA
- product design engineer Sunnyvale, CA
- soc design engineer Sunnyvale, CA
- new product engineer Sunnyvale, CA
- design engineer Sunnyvale, CA
- asic digital design engineer Sunnyvale, CA
- manufacturing design engineer Sunnyvale, CA



