Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Sr. SRAM Layout Design Engineer

$101k - $152k

UST Global

Sr. SRAM Layout Design EngineerTechnical Lead II – VLSIWho We Are:Born digital, UST transforms lives through the power of technology. We walk alongside our clients and partners, embedding innovation and agility into everything they do. We help them create transformative experiences and human-centered solutions for a better world.UST is a mission-driven group of 29,000+ practical problem solvers and creative thinkers in more than 30 countries. Our entrepreneurial teams are empowered to innovate, act nimbly, and create a lasting and sustainable impact for our clients, their customers, and the communities in which we live.With us, you’ll create a boundless impact that transforms your career—and the lives of people across the world.Visit us at UST.com.You Are:UST is searching for a Sr. SRAM Layout Design Engineer who will manage the complete custom layout process for SRAM bitcell arrays, memory periphery, test structures, and memory macros in advanced CMOS technologies.The opportunity:· Develop and improve floorplans for SRAM and memory blocks, covering array layout, periphery positioning, power grid design, routing channels, and macro assembly. · Carry out, debug, and complete DRC, LVS, ERC, antenna, and associated physical verification checks with tools such as Calibre, ICV, or similar workflows. · Support EM/IR review, power integrity, density/fill, DFM, dummy insertion, layout-dependent effects, and other requirements for tapeout. · Collaborate with circuit designers to convert schematics into layouts, ensuring matching, symmetry, shielding, parasitic targets, and reliability constraints are maintained. · Collaborate with PnR and integration teams to resolve top-level DRC/LVS, pin access, boundary, routing, power-grid, and macro-integration issues. · Implement and advance layout methodology, checklists, reusable practices, and quality standards for consistent memory IP delivery. · Collaborate with foundry, CAD, and methodology teams on rule interpretation, deck behavior, waivers, and advanced-node process constraints. · Review layouts, mentor junior engineers, and help raise layout quality and execution rigor across the team.This position description identifies the responsibilities and tasks typically associated with the performance of the position. Other relevant essential functions may be required.What you need:· Have a BSEE or equivalent experience 10+ years of custom IC layout experience, including 5+ years in SRAM, memory compiler, or full-custom memory IP layout. · Hands-on participation in advanced CMOS technology initiatives, preferably concentrating on FinFET or GAA nodes at 5nm, 3nm, or smaller dimensions. · Solid grasp of SRAM and memory layout principles. · Extensive experience in Cadence Virtuoso applied to custom layout creation and assessment. · Extensive experience in DRC/LVS debugging using Calibre, ICV, or similar physical verification tools. · Experience with floorplanning, block-level routing, macro assembly, pin planning, boundary/interface management, and top-level physical verification. · Direct familiarity with advanced-node layout limitations and layout-dependent phenomena, including LOD, density/fill, matching, symmetry, shielding, electromigration, IR drop, and DFM or similar expertise. · Ability to work effectively with circuit build, physical build, integration, CAD, and foundry teams. · Clear communication, strong ownership, good judgment, and the ability to mentor other engineers. Knowledge of layout automation or AI tools is a definite plus.Compensation can differ depending on factors including but not limited to the specific office location, role, skill set, education, and level of experience. UST provides a reasonable range of compensation for roles that may be hired in various U.S. markets as set forth below.Role Location: CaliforniaCompensation Range: $101,000-$152,000BenefitsFull-time, regular employees accrue a minimum of 10 days of paid vacation per year, receive 6 days of paid sick leave each year (pro-rated for new hires throughout the year), 10 paid holidays, and are eligible for paid bereavement leave and jury duty. They are eligible to participate in the Company’s 401(k) Retirement Plan with employer matching. They and their dependents residing in the US are eligible for medical, dental, and vision insurance, as well as the following Company-paid Employee Only benefits: basic life insurance, accidental death and disability insurance, and short- and long-term disability benefits. Regular employees may purchase additional voluntary short-term disability benefits, and participate in a Health Savings Account (HSA) as well as a Flexible Spending Account (FSA) for healthcare, dependent child care, and/or commuting expenses as allowable under IRS guidelines. Benefits offerings vary in Puerto Rico.Part-time employees receive 6 days of paid sick leave each year (pro-rated for new hires throughout the year) and are eligible to participate in the Company’s 401(k) Retirement Plan with employer matching.Full-time temporary employees receive 6 days of paid sick leave each year (pro-rated for new hires throughout the year) and are eligible to participate in the Company’s 401(k) program with employer matching. They and their dependents residing in the US are eligible for medical, dental, and vision insurance.Part-time temporary employees receive 6 days of paid sick leave each year (pro-rated for new hires throughout the year).All US employees who work in a state or locality with more generous paid sick leave benefits than specified here will receive the benefit of those sick leave laws.What we believe:We proudly embrace the values that have shaped UST since day one. We build our culture of Humility, Humanity, and Integrity. These values inspire us to nurture a people-first, human centric culture that fosters diversity, prioritizes sustainable solutions, and keeps our people and clients at the forefront of all decisions.Humility:We will listen, learn, be empathetic and help selflessly in our interactions with everyone.Humanity:Through business, we will better the lives of those less fortunate than ourselves.Integrity:We honor our commitments and act with responsibility in all our relationships.Equal Employment Opportunity StatementUST is an Equal Opportunity Employer.All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, status as a protected veteran, or any other applicable characteristics protected by law. We will consider qualified applicants with arrest or conviction records in accordance with state and local laws and “fair chance” ordinances.UST reserves the right to periodically redefine your roles and responsibilities based on the requirements of the organization and/or your performance.#UST#LI-AK3

Vacancy posted 10 hours ago
Similar jobs that could be interesting for youBased on the Sr. SRAM Layout Design Engineer in Santa Clara, CA vacancy
  • $168k - $264.5k

     ...group at NVIDIA develops IP for every chip designed at NVIDIA. This group works closely with...  ...DIP group is to develop sophisticated SRAM compilers that are used extensively by our...  ...Transistor-level circuit design, supervising layout implementation, physical and logical... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    2 days ago
  • $132k - $207k

    Are you a Mask Layout Design Engineer who is seeking an outstanding opportunity? We are looking for a Senior Mask Layout Design Engineer - someone who is excited to join a growing group of diverse individuals responsible for handling high-speed mixed-signal circuit designs... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    2 days ago
  •  ...Together, we can help shape the endless possibilities of AI. Senior Staff PCB Layout Design EngineerLocation: Santa Clara, CA (Hybrid/On-site)About the RoleAs a Sr. Staff PCB Layout Design Engineer, you will be the lead architect of the physical medium that connects our... 
    Senior

    d-Matrix

    Santa Clara, CA
    4 days ago
  • $132k - $207k

    Are you seeking an outstanding opportunity? We are looking for a Senior Photonic Layout Design Engineer - someone who is excited to join a growing group of diverse individuals responsible for handling high-speed mixed-signal & Silicon Photonic Designs! NVIDIA has continuously... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    3 days ago
  • $168k - $258.75k

    We are looking for a Senior PCB Design Layout Engineer join the Hardware Layout team.NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized... 
    Suggested
    Full time

    Nvidia

    Santa Clara, CA
    10 hours ago
  • $139k - $257.55k

     ...Premiere Pro to After Effects and more. We're looking for a Senior Design Engineer to work on Drover. This is a high-ownership systems role...  ...problems, and we want someone to go deep on them: layout and adaptive sizing, animation and motion, compositing and rendering... 
    Senior
    Full time
    Temporary work
    Local area
    Worldwide

    Adobe Systems

    San Jose, CA
    10 hours ago
  • $161.55k - $317.6k

     ...Manufacturing Development Customer Engineering (MDCE) is Intel's newest...  ...Senior Staff Collateral Design and DFM Engineer to join our...  ..., enabling timely updates to layout and DTCO methodologies and flows...  ...DTCO methodologies, including SRAM and Standard Cell designExperience... 
    Senior
    Full time
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    10 hours ago
  • $157.9k - $213.6k

     ...an experienced Senior Electro-Static Discharge (ESD) Systems Design Engineer to join the Centralized Electrical Engineering (CEE) Organization...  ..., MIPI, I2S, etc.)- Knowledge of schematic capture and PCB layout using common tools (Orcad, Allegro, etc.)Preferred... 
    Senior
    Local area
    Flexible hours

    Amazon

    Sunnyvale, CA
    3 days ago
  • $196k - $310.5k

     ...impact on the world.NVIDIA is seeking an outstanding Platform Design Engineer to join our Circuit Solutions Group team. In this role, you...  ...execution, electrical schematics, component selection, and provide layout guidance.Manage the documentation required to release the... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    2 days ago
  •  ...your career. THE ROLE: You will contribute to the ASIC (chip) design for high-performance network chips: AINIC and DPU. As a member...  ...the architecture, IP design, Physical Design teams, and product engineers to achieve first pass silicon success.THE PERSON:A successful candidate... 
    Senior

    AMD

    Santa Clara, CA
    3 days ago
  • $168k - $264.5k

     ...and help move the needle! We are looking for a senior engineer to be part of the mixed-signal design team building next generation NVLINK. This position offers...  ...requirements and complete design from schematic, layout, and verification to characterization.Conduct schematic... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    10 hours ago
  • $132k - $207k

     ...life’s work, to amplify human creativity and intelligence. We would love to hear from you!We are looking for a Senior Mask Layout Design Engineer, someone who is excited to join a growing and dynamic group of diverse individuals responsible for handling meaningful high... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    4 days ago
  • $168k - $264.5k

    We are now looking for a Senior Circuit Design Engineer!NVIDIA stands at the intersection of hardware excellence and AI breakthrough, where...  ...physical implementation of custom digital IPs from RTL to layout using industry standard tools and custom design flows.Collaborate... 
    Senior
    Full time
    Worldwide
    Shift work

    Nvidia

    Santa Clara, CA
    2 days ago
  • $141.91k - $200.34k

     ...Job Description: About the RoleJoin the Design Technology Platform (DTP) organization within...  ...include but not limited to:Developing layout design methodology for testchip...  ...Experience:Master's degree in electrical engineering or related field with minimum of 5 years... 
    Senior
    Full time
    Work experience placement
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    3 days ago
  • $136k - $218.5k

    We are now looking for a Senior Logic Design Engineer! As part of the DGX FPGA Logic Team, you will take charge of a section of FPGA/CPLD...  ...including board design, SI and familiarity with schematics and layout tools.Cross-functional collaboration: Excel in cross-... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    10 hours ago
  • $141.91k - $200.34k

    Job Details:Job Description: Intel's HIPD team is looking for an experienced senior Logic design engineer to join the rapidly growing UCIE PHY IP for Intel's flagship datacenter/server designs.Responsibilities will include but not limited to:- Develops the logic design,... 
    Senior
    Full time
    Work experience placement
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    10 hours ago
  • $168k - $336k

     ...intelligence, inspiring the world to learn, communicate and advance faster than ever.What’s Encouraged Daily:As a Senior ASIC Design Engineer and domain expert, you will perform logic design across the full ASIC lifecycle from specifications and microarchitecture to design... 
    Senior
    Full time
    Local area
    Immediate start

    Micron

    San Jose, CA
    4 days ago
  • $116k - $246k

     ...world to learn, communicate and advance faster than ever.As a Sr. or Staff Design Engineer in the NVE Design Engineering Analog group at Micron...  ...automated documentation and intelligent/predictive design/layout techniques.Work with and support the efforts of groups such... 
    Senior
    Full time
    Local area
    Immediate start

    Micron

    San Jose, CA
    4 days ago
  • $110.6k - $140k

     ...from tapeout to mass production. Candidate designs a characterization/testing plan and works with R&D teams and manufacturing engineers on technical issues, resolving these issues...  ...experience in image sensor or memory (flash, SRAM, DRAM) or ASIC products.Familiarity with... 
    Senior

    Omnivision Technologies

    Santa Clara, CA
    2 days ago
  • $131.71k - $135k

     ...and work with R&D teams and manufacturing engineers to resolve various technical issues to...  ...foundry, imager characterization and pixel design; interact with foundry fab in improving all...  ...performance by process optimization and layout design update; analyze yield and drive... 
    Senior

    Omnivision Technologies

    Santa Clara, CA
    2 days ago
  • $122.44k - $232.19k

     ...We work every single day to design and manufacture silicon products...  ...and complex periphery IC layout and automation.Memory array/IP...  ...:Master degree in Electrical Engineering, Computer Engineering, Electrical...  ...memory circuits such as SRAM, Register Files or ROM.Design... 
    Full time
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    3 days ago
  • $138k - $198k

     ..., library architectures, and design rule variations on datacenter...  ...Bachelor's degree in Electrical Engineering, Computer Engineering,...  ...architectures, and the impact of layout parasitics on PPA.Preferred qualifications...  ...-performance CPU/GPU cores, SRAM arrays, or high-speed... 
    Worldwide

    Google

    Sunnyvale, CA
    10 hours ago
  •  ...is delivered for millions of patients worldwide.We’re a team of engineers, clinicians, and innovators united by one purpose: to make...  ...purpose here.Job DescriptionPrimary FunctionThe Senior Human Factors Design Engineer works closely with interaction designers, clinical... 
    Senior
    Local area
    Worldwide
    Flexible hours

    Intuitive Surgical

    Sunnyvale, CA
    4 days ago
  • $157.9k - $213.6k

    • Lead a design team through technical capabilities, clear communication, and strong organizational skills. • Demonstrate a strong working...  ...to the hiring process to build teams • Mentor junior engineers in good product design practice • Demonstrate excellent verbal... 
    Senior
    Local area
    Overseas
    Flexible hours

    Amazon

    Sunnyvale, CA
    1 day ago
  • $183k - $247.6k

     ...support for customers who require specialized security solutions for their cloud services.We are seeking an experienced Sr. Physical Design STA Engineer to build the next generation of our cloud server platforms. Our success depends on our world-class infrastructure; we’... 
    Senior
    Full time
    Local area
    Flexible hours

    Amazon

    Cupertino, CA
    4 days ago
  • $175k - $280k

     ...possible, with the ultimate goal of enabling human life on Mars.SR. RFIC DESIGN ENGINEER (RFIC ENGINEERING)At SpaceX we’re leveraging our experience...  ...and software domains Perform IC floor planning and layout Model package and external parasitic components Evaluate and... 
    Senior
    Permanent employment
    Temporary work
    Worldwide
    Weekend work

    SpaceX

    Palo Alto, CA
    10 hours ago
  • $210.87k - $329.86k

     ...are seeking a high-impact, visionary Senior Principal AI Engineer to architect, design, and oversee the next generation of our enterprise hardware...  ...Subject Matter Experts (SMEs), you will translate schematics, layouts, board logs, and multi-tool diagrams into an intelligent... 
    Senior
    Temporary work
    Work at office
    Local area
    Worldwide
    Shift work

    Celestica

    San Jose, CA
    4 days ago
  •  ...That’s where we come in. We combine deep engineering expertise with global-scale...  ...DescriptionESSENTIAL DUTIES AND RESPONSIBILITIES:Designer will be responsible for the design of high...  ...architecture, design, simulation, optimization, layout supervision, layout verification,... 
    Senior
    Temporary work
    Immediate start
    Remote work
    Worldwide
    Flexible hours
    Shift work

    Western Digital

    San Jose, CA
    10 hours ago
  • $182k - $319k

     ...at least one piece of hardware that we designed, developed, manufactured or service. Celestica...  ...and the top 3 non-X86 server providers engineering solutions for this generation and the...  ...memory (DDR4/DDR5) and high-speed PCB layout. You will work with design, software/firmware... 
    Senior
    Local area

    Celestica

    San Jose, CA
    3 days ago
  • $154.9k - $209.6k

     ...intelligent and safe decisions.What you'll do:Drive and participate across various development activities including schematic driven layout and design, p-cell development, PDK management, and physical verifications.Drive and participate in software selection procedures to... 
    Flexible hours

    Aeva

    Mountain View, CA
    2 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Sr. SRAM Layout Design Engineer. Be the first to apply!