Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

SRAM Design & Layout Engineer - High-Performance Memory

Jobleads-US

Qualcomm Technologies, Inc. is seeking a CPU SRAM Design & Layout Engineer to own custom SRAM and register file memories from architecture through signoff. You will work with cross-functional teams to optimize performance, power, area, and reliability while delivering robust memory solutions.

The role emphasizes floorplanning, schematic capture, layout, verification, and model generation, with close collaboration with circuit and CAD teams.

#J-18808-Ljbffr Jobleads-US
Vacancy posted 3 days ago
Similar jobs that could be interesting for youBased on the SRAM Design & Layout Engineer - High-Performance Memory in Santa Clara, CA vacancy
  • $147.9k - $221.9k

     ...Qualcomm Technologies, Inc.Job Area:Engineering Group, Engineering Group > CPU...  ...in joining Qualcomm's High Performance CPU Team as a CPU SRAM Design & Layout Engineer? You will have the opportunity...  ...This role includes ownership of memory development from schematic capture... 
    Performance
    Work experience placement
    Work from home
    Flexible hours

    Jobleads-US

    Santa Clara, CA
    3 days ago
  •  ...Role Overview We are seeking a Senior SRAM Layout Design Engineer to own the complete custom layout process for SRAM bitcell arrays, memory periphery, test structures, and memory macros...  ...foundry teams to deliver consistent, high-quality memory IP on advanced FinFET/GAA... 
    Suggested

    Vailexa

    Santa Clara, CA
    12 days ago
  • $153.6k - $215k

     ...organization within AWS) designs silicon and software...  ...are seeking a Package Layout Design Engineer to join our hardware team...  ...capacitor placement. Perform RDL and substrate routing for high‑density interconnects...  ...Familiarity with high‑bandwidth memory (HBM) integration in... 
    Performance
    Local area
    Flexible hours

    Jobleads-US

    Cupertino, CA
    2 days ago
  • $136k - $218.5k

     ...a Senior Circuit Design Engineer for Standard Cell...  ...custom ROM (Read Only Memory) modules in deep...  ...design, modeling and performance analysis process....  ..., margin, and high sigma variation simulations...  ...mask designers on layouts. Hands-on...  ..., register files, SRAM.Strong proficiency... 
    Performance
    Full time
    Immediate start

    Nvidia

    Santa Clara, CA
    1 day ago
  • $154.9k - $225.3k

     ...product development—from design to qualification to...  ...industry best practices. Our engineers drive innovation...  ...design a new class of high-performance routers for the...  ...with ASIC teams, PCB layout, software, mechanical,...  ...processor, or high-speed memory support circuitry.Experience... 
    Performance
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    Milpitas, CA
    2 days ago
  • $144.6k - $218k

     ...Will you help us design the next generation...  ...Apple's Silicon Engineering Group, you will...  ...are looking for highly motivated engineers...  ...digital megacells (SRAM memories, on-chip sensors,...  ...) used in a high performance / low power SOC....  ...closely with layout team to complete... 
    Performance
    Relocation

    Apple

    Santa Clara, CA
    2 days ago
  •  ...Description Manage the complete custom layout process for SRAM bitcell arrays, memory periphery, test structures, and...  ...periphery positioning, power grid design, routing channels, and macro...  ...· Review layouts, mentor junior engineers, and help raise layout quality and... 

    DGN Technologies

    Santa Clara, CA
    2 days ago
  •  ...experience. 10+ years of hands-on custom IC layout experience as a senior individual...  ...management role), including 5+ years in SRAM, memory compiler, or full-custom memory IP layout...  ..., strong ownership, good judgment, and the ability to mentor other engineers.... 

    Vailexa

    Santa Clara, CA
    3 days ago
  • $2,000 per month

     ...frontier intelligence. We co-design chips, racks, software...  ...staffed by leading engineers, Etched is redefining...  ...Substrate IC Package Layout Design Engineer you...  ...packages, supporting high-power consumption and...  ...thermal and electrical performance. ~ Work closely with... 
    Performance
    Work at office
    Relocation package

    ETCHED LLC

    San Jose, CA
    1 day ago
  • $208k - $416k

     ...leader in innovating memory and storage...  ...DescriptionDepartment Overview:DRAM Engineering (DRAM Memory) focuses on designing and developing...  ..., identify performance and design gaps, and...  ...positioning, making it both highly visible and...  ...with DRAM physical layout, packaging, and topology... 
    Performance
    Full time
    Local area
    Immediate start

    Micron

    San Jose, CA
    1 day ago
  • $98k - $202k

     ...unique combination of design, development, and...  ...Digital IC Design Engineer to develop...  ...use conditions. • Perform and support synthesis...  ...activities, including post-layout verification and...  ...-signal SoCs, high-speed interfaces,...  ...prototyping, DFT/scan, memory interfaces,... 
    Performance
    Full time
    Local area

    Globalfoundries

    Santa Clara, CA
    1 day ago
  •  ...CPU Custom Library and Memory Layout Lead Nuvacore is building ground-up high performance, low-power CPU for next-generation compute...  ...CPU-specific custom circuit design team, you will enable the design...  ...closure: floorplanning, logic/SRAM place-and-route, DRC/LVS/antenna... 
    Performance
    For contractors

    Jobleads-US

    Santa Clara, CA
    2 days ago
  •  ...Overview As a Senior Design Engineer (or Staff Design...  ...to the development of memory products that are outstanding...  ...according to area, performance and power specifications...  ...simulator and oversee layout implementation of the...  ...or contributed. A high level of self‑motivation... 
    Performance
    Local area

    Micron Technology

    San Jose, CA
    3 days ago
  • $116k - $246k

     ...world leader in innovating memory and storage solutions that...  ...Summary As a Sr. or Staff Design Engineer in the NVE Design...  ...Design, simulate, and validate high‑performance ADC architectures (e.g., SAR...  ...intelligent/predictive design/layout techniques. Work with and... 
    Performance
    Full time
    Local area

    3M HEALTHCARE

    San Jose, CA
    3 days ago
  • $176k - $298k

     ...Responsibilities Design and optimize TSV (...  ...connecting memory die to logic die including...  ...using TSV for highly parallel IO and...  ...standard cell usage, and layout strategies for the...  ...budgets and perform timing analysis across...  ...MS in Electrical Engineering with 8+ years of... 
    Performance
    Local area

    1000 Micron Technology, Inc.

    San Jose, CA
    1 day ago
  • $145k - $246k

     ...Staff Design Engineer Micron Technology is a world leader in innovating memory and storage solutions that accelerate...  ...a pivotal role in highly technical teams. You...  ...meet high standards of performance, quality, and reliability...  ...including post layout Design verification... 
    Performance
    Local area
    Relocation

    Micron Technology

    San Jose, CA
    3 days ago
  • $145k - $298k

     ...ID: JR94425 Principal Design Engineer Our vision is to transform...  ...leader in innovating memory and storage solutions...  ...functionalities. Perform die size cost and benefits...  .../predictive design/layout techniques. Review...  ...algorithms. ~ A very high level of self‑... 
    Performance
    Local area
    Relocation

    Micron Technology

    San Jose, CA
    1 day ago
  •  ...Qualcomm Technologies, Inc. in Santa Clara, CA is seeking a CPU Engineer to lead high-performance CPU design efforts, verify multi-core CPU operations, and collaborate with cross-functional teams across the company. The role focuses on architecture, verification, and... 
    Performance

    Jobleads-US

    Santa Clara, CA
    2 days ago
  •  ...micro-architecture designs for state-of-the-art high-speed low-power digital...  ...and support FPGA engineers for early prototyping...  ...supervising custom layout. Check timing closure...  ..., and analyze the performance/power/area of...  ...generation SSDs using the latest NAND flash memory.... 
    Performance

    Innogrit

    San Jose, CA
    a month ago
  • $136k - $218.5k

     ...join us today. The mixed-signal high-speed I/O group delivers innovative PHY designs that power the most powerful AI...  ...channels, supporting NVIDIA's high-performance interconnect protocols: NVLINK,...  ...S. or M.S. degree in Electrical Engineering or equivalent experience. 5+... 
    Performance

    Jobleads-US

    Santa Clara, CA
    2 days ago
  •  .... is seeking a CPU Custom Library and Memory Layout Lead to drive end-to-end layout of custom...  ...library cells and memory arrays for a high-performance CPU project. You will own...  ...cleanup, while collaborating with circuit design, foundry, and CAD teams to optimize PPA... 
    Performance

    Jobleads-US

    Santa Clara, CA
    2 days ago
  • $150k - $250k

    Job Title: Senior ASIC Design EngineerJob Location: Santa...  ...Microarchitecture, UCIe / Ethernet / High-Speed I/O, AI Accelerator, Memory Subsystem DesignPosition...  ...Senior ASIC Design Engineer to lead the design and...  ...product specifications.Perform extensive verification and... 
    Performance

    CyberCoders

    Santa Clara, CA
    1 day ago
  • $121.9k - $195k

     ...you apply.Job Description:The Central Engineering Team is responsible for standard cell development and custom design solutions that power cutting-edge AI...  ...engineer to join our team.Job Description:Layout design of digital high-performance blocksTiming closure of the blocks... 
    Performance
    Full time
    Local area

    Broadcom

    San Jose, CA
    1 day ago
  • $138k - $197k

     ...technology platform for custom, high performance ASIC’s and SoC’s, from design through manufacturing, packaging,...  ...:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science...  ..., floorplanning, circuits, memories, and third-party IPs.You will drive... 
    Performance
    Worldwide

    Google

    Sunnyvale, CA
    4 days ago
  • $116k - $198k

     ...a world leader in innovating memory and storage solutions that accelerate...  ...faster than ever.As a Senior Design Engineer at Micron, you will play a pivotal role in highly technical teams! You will be...  ...meet high standards of performance, quality, and reliability!ResponsibilitiesInterpret... 
    Performance
    Full time
    Local area
    Immediate start

    Micron

    San Jose, CA
    1 day ago
  • $98k - $202k

     ...foundry providing a unique combination of design, development, and fabrication...  ...GlobalFoundries is seeking a Senior RF IC Design Engineer to develop high-performance RF and microwave integrated circuits...  ...through electromagnetic-aware layout, tapeout, and silicon... 
    Performance
    Full time
    Local area

    Globalfoundries

    Santa Clara, CA
    1 day ago
  • $133k - $180k

     ...world. Our solutions are designed to not only meet the...  ...awards, such as Best Engineering Team, Best Company for...  ...standards of quality and performance in everything we do....  ...and ultra-high-speed PCB designs to deliver...  ...Responsibilities High-Speed Layout & Routing Implement... 
    Performance
    Flexible hours

    Arista Networks, Inc.

    Santa Clara, CA
    2 days ago
  •  ...Job Title Physical Design Engineer Location Sunnyvale, CA OR Austin...  ...We are looking for a highly skilled Physical Design Engineer...  ...and/or top level for high-performance ASICs, SoCs, and custom silicon...  ...Design: Manage top-level layout planning, pin assignments, and... 
    Performance

    I-Flow

    Sunnyvale, CA
    3 days ago
  • $133.2k - $192.83k

    ## Physical Design EngineerApplylocations: San Jose,...  ...seeking a **Physical Design Engineer** to join our Silicon...  ...teams to deliver high-quality silicon for next...  ...Key Responsibilities*** Perform full-chip and block-level...  ...electromigration (EM), layout verification, electrical... 
    Performance
    Local area
    Shift work

    Altera

    San Jose, CA
    3 days ago
  • $135.9k - $201.13k

     ...ImpactAs a Senior Staff Digital ASIC Design Engineer at Marvell, you will join the DCE - Connectivity...  ...Group, the team developing the high performance connectivity silicon that underpins AI...  ..., packet processing engines, memory subsystems, and large‑scale control/state... 
    Performance
    Permanent employment
    Full time
    Internship
    Work from home

    Marvell

    Santa Clara, CA
    2 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to SRAM Design & Layout Engineer - High-Performance Memory. Be the first to apply!