EDA Methodology Architect
$168k - $264.5kNVIDIA
NVIDIA's success builds on a foundation of industry leading hardware. We achieve distinction through extensive design optimization, including combining the best of external EDA with highly optimized, internal EDA tools. Our team develops these tools by fusing advances in parallel computing, machine learning, and specialized algorithms for VLSI design. We are seeking a Senior P&R Methodology Architect to define and own the next generation RTL2GDS flow for advanced nodes (3nm and below) and high performance GPU, CPU and SoC designs. You should have deep, hands‑on experience across the full RTL2GDS flow, with expertise in key stages such as RTL, DFT, synthesis, placement, optimization, CTS, routing, and signoff. Creativity and self‑drive to explore is required. Our engineers enjoy unusually high intellectual freedom and the ability to explore broad roles. If you like to work across many technical areas and see your successes directly realized in the world's best AI hardware, it does not get any better than this! What you’ll be doing: Working directly with core P&R engine developers to define real‑world optimization problems, shape requirements and roadmaps, and provide detailed feedback on engine behavior, QoR, and scalability. Defining and rolling out next‑gen flows, including refactoring legacy flows and consolidating ad‑hoc solutions into scalable, maintainable frameworks used across multiple design teams. Designing and running rigorous A/B and multi‑variant experiments to compare flows, engines, and tool settings. Developing Python‑based analytics and ML/GenAI techniques to mine large QoR datasets, recommend flow settings, and automate analysis. Performing deep root‑cause analysis on QoR issues across engines, tools, and flows, and driving methodologies to resolve the “long tail” of timing closure and performance limiters. Partnering with architecture, RTL, DFT, synthesis, physical design, power, signoff, and CAD/methodology teams as a key technical leader and bridge. Driving aggressive PPA and schedule targets and the adoption of new tools and flows across the company. What we need to see: BS or MS in Electrical Engineering, Computer Engineering, Computer Science, or equivalent experience. 8+ years physical design experience, with deep expertise in industry standard tools like ICC2/Innovus, PrimeTime/Tempus, etc. Extensive hands‑on P&R experience taking complex blocks or chips to tape‑out with aggressive PPA targets. Proven skills in Python, Perl, and TCL flow development. Strong problem‑solving skills and self‑motivation, demonstrated by simplifying complex, cluttered environments and modernizing legacy tools and processes. Excellent communication and collaboration skills, with a track record of driving consensus and solving complex issues across distributed design, CAD, and R&D teams. Ways to stand out from the crowd: Experience collaborating with EDA or internal R&D teams on core engine development, co‑defining features, developing benchmarks and leading validation and deployment. Expertise in designing and automating A/B tests and large‑scale regressions, and analyzing large QoR datasets to understand trends and drive root‑cause analysis. Background in advanced‑node and large‑scale designs with exposure to advanced‑node challenges (DFM, variability, EM/IR, power integrity). Hands‑on experience applying AI/ML or GenAI to physical design, QoR analysis, or flow development will be a strong plus. If working hands‑on from early architecture and RTL through silicon, and serving as the connector between core developers, methodology teams, and users, excites you, we want to hear from you. Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 168,000 USD - 264,500 USD for Level 4, and 196,000 USD - 310,500 USD for Level 5. You will also be eligible for equity and benefits. NVIDIA is committed to fostering a diverse work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law. #J-18808-Ljbffr NVIDIA
- ...design optimization, including combining the best of external EDA with highly optimized, internal EDA tools. Our team develops... ...specialized algorithms for VLSI design. We are seeking a Senior P&R Methodology Architect to define and own the next generation RTL2GDS flow for...Suggested
- NVIDIA Gruppe is seeking an experienced individual to develop and optimize semi‑custom RTL‑to‑GDS methodologies in Santa Clara, California. This role requires 8+ years of experience in physical design and strong leadership skills in a collaborative environment. Compensation...Suggested
$168k - $310.5k
NVIDIA is seeking a Senior SOC/IP Methodology Engineer to design and architect next-generation SOC/IP solutions. The role involves driving methodologies, collaborating with customers, and ensuring high-quality analysis flows. Ideal candidates will bring extensive experience...Suggested$168k - $310.5k
NVIDIA Gruppe is seeking a Senior P&R Methodology Architect to define the next generation RTL2GDS flow for cutting-edge designs. This role involves collaboration with core developers and requires deep expertise in physical design processes. Candidates should have experience...Suggested- NVIDIA Corporation in Santa Clara is seeking a Senior SOC/IP Methodology Engineer. This role involves designing next-generation custom SoC/IP solutions and collaborating with various teams to optimize design methodologies. Candidates should have extensive experience in...Suggested
$251k - $377k
...Remote Eligible Yes Date Posted 06/29/2026 R&D Principal Architect, Package Substrate EDA We Are Synopsys is the leader in engineering solutions... ...scale. You have delivered production substrate design methodologies that integrate signal and power integrity requirements....Remote work- NVIDIA is seeking a Senior P&R Methodology Architect to define and own the next-generation RTL2GDS flow for advanced nodes in Santa Clara, California. This role requires deep hands-on experience across the full RTL2GDS flow, with responsibilities including defining optimization...
- NVIDIA Gruppe is looking for a Senior Solutions Architect in Santa Clara, CA to support semiconductor accounts, acting as a trusted advisor for EDA/CAD developers. This role involves working with chip-design houses and enabling accelerated computing through NVIDIA solutions...
- ...field of analog design, with a passion for architecting next-generation wireline transceivers.... ..., modeling, and verification methodologies. Deep high-speed circuit level expertise... ...projects. Proficiency with industry-standard EDA tools, simulation environments, and silicon...
- ...guidance, overseeing design reviews and mentoring where applicable. Lead the evaluation of new silicon IP technologies, EDA tools and methodologies to enhance the product and improve the efficiency of our chip design process. What You’ll Bring 15+ years of hands‑on experience...Remote work
- ...the future of memory interface technology at scale. As a key architect within the AMD Circuit Technology Design Group, you will influence... ...of advanced CMOS technologies and modern design methodologies. Track record of making sound technical decisions in complex...WorldwideFlexible hours
- ...seeking a highly experienced Integration Architect with deep hands‑on expertise in MuleSoft... ...webhooks, event streaming (Kafka), and EDA patterns. Strong knowledge of security protocols... .... Hands‑on experience with Agile/Scrum methodologies and enterprise‑scale SDLC processes....Full time
- ...collaborate closely with design teams to ensure design correctness. Candidates should have a strong background in formal verification methodologies, SystemVerilog Assertions, and ASIC/SOC verification, ideally with over ten years of experience. The position offers competitive...Relocation package
- ...-end design implementation. You will be responsible for design methodologies, collaborating with teams to solve implementation issues while... ...related fields with at least 4 years of experience. Proficiency in EDA tools is required, along with strong interpersonal and...
$164.47k - $269.1k
...the future of high-performance networking silicon. Our team architects next-generation networking solutions that enable hyperscale data... ...across three pillars: Product Enablement (IP, tools, and methodologies), Custom ASIC (leveraging existing IP for custom silicon), and...Local areaShift work$152k - $241.5k
About the Role We are seeking a Senior Hardware SoC Architect to help define next‑generation SoC architectures that combine NVIDIA GPUs... ...in SystemC modeling, scripting, and a passion for improving methodologies and automation to boost team efficiency. Responsibilities...$152.1k - $246.05k
...ensure that ASICs for next-generation firewall products meet industry standards. Responsibilities include defining verification methodologies and collaborating with cross-functional teams on simulation and emulation tasks. The ideal candidate will have at least 12 years...$184k - $287.5k
NVIDIA is seeking a Compute Kernel Performance Architect with a unique blend of skills: someone who can write, profile, and analyze... ...designers, silicon validation engineers — to ensure power stress methodologies are aligned from pre‑silicon simulation through post‑silicon...- Senior Applied Power Architect - GPU NVIDIA is known as a world leader in providing energy‑efficient high‑performance products, and... ...products. Responsibilities You will be responsible for inventing methodologies, features and techniques to address electrical/speed/power...
- NVIDIA Gruppe is seeking a Senior Hardware SoC Architect in Santa Clara to define next-generation SoC architectures that integrate GPUs... ...across teams and focus on clock, reset, and power management methodologies. Ideal candidates will have a BS/MS in EE/CE, extensive...
$116k - $218.5k
NVIDIA Gruppe in Santa Clara is seeking an innovative Timing Methodology Engineer to drive multi-physics sign-off strategies for GPUs and SoCs. This role optimizes performance and reliability through critical contributions to next-generation computing. Applicants should...- ...change management experience and a proven ability to communicate complex technical information clearly. This role requires 7+ years in OCM, exceptional stakeholder engagement skills, and experience with methodologies like Prosci/ADKAR. #J-18808-Ljbffr Net2Source (N2S)Contract workWork at office
$232k - $368k
NVIDIA is looking for a Senior Power and Performance Architect to lead next‑generation power management solutions across silicon, platform... ...silicon feedback to improve the next generation. Develop methodologies for power modeling and measurement, characterize power...$184k - $287.5k
...how you can make a lasting impact on the world. Responsibilities Architecting and maintaining custom profiling frameworks that provide a... ...node/NVLink) environments. Conducting deep-dive benchmarking of EDA applications to characterize memory access patterns, cache hit...$159k - $231k
...measurement equipment and tools and the operation of DC‑DC converters. Experience with bench‑level hardware validation and power testing methodologies. Responsibilities Define, execute, and document electrical characterization, validation, and qualification of on‑board system‑...Full time- Digital Marketing Senior Business Architect Full-time Pharmaceutical Biotech Digital Marketing Senior Business Architect We inspire and... ...gaps • Apply a structured business architecture approach and methodology for capturing the key views of the enterprise. • Capture...Full timeWorldwide
$168k - $310.5k
NVIDIA Gruppe is looking for a Senior Applied Power Architect in Santa Clara, California. The role involves inventing methodologies to tackle electrical challenges for next-gen AI architectures and optimizing power efficiency. Applicants should hold an MSEE/MSCE or equivalent...- ..., or Computer Science is required. Key skills include understanding digital system design, programming in TCL and Python, and familiarity with EDA tools for power estimation. The position is hybrid, requiring on-site work 3-5 days per week. #J-18808-Ljbffr d-Matrix inc.3 days per week
$152k - $222k
...practical experience. 10 years of experience as an enterprise architect or equivalent experience in a customer‑facing role.... ...and ability to learn and work with new emerging technologies, methodologies, and solutions in Cloud/IT technology. Ability to deliver results...- A leading technology company in Santa Clara is seeking a CPU Top-Level Design Verification Engineer to own the verification methodology for their advanced processor designs. The ideal candidate has a Bachelor's degree and a strong background in verification tools and methods...
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to EDA Methodology Architect. Be the first to apply!
