Design Verification Engineer

Senior Verification Engineer

The Senior Verification Engineer will lead verification and validation efforts for complex FPGA-based systems. This role focuses on developing testbenches, driving simulation and regression testing, and ensuring first-pass design success in collaboration with cross-functional engineering teams.

Base pay range

USD 145,000.00/yr - USD 155,000.00/yr

Key Responsibilities

• Develop verification plans, test strategies, and advanced testbenches
• Execute simulation, requirement-based verification, and regression testing
• Collaborate with design, systems, and software teams
• Debug FPGA and hardware/software interface issues
• Maintain documentation for traceability and certification
• Support project planning and continuous improvement initiatives

Qualifications

• BS/MS in Electrical or Computer Engineering
• 8–15 years FPGA verification experience
• Strong VHDL; familiarity with Verilog, SystemVerilog, UVM
• Xilinx Vivado, ModelSim/Questa, and Xilinx ILA proficiency
• Experience with PCIe, 1G/10G Ethernet, and TSN
• Strong debugging, communication, and problem-solving skills

Preferred Qualifications

• Embedded systems experience
• Hardware/software co-design and integration knowledge
• Aerospace or military standards familiarity

Seniority level: Mid-Senior level

Employment type: Full-time

Job function: Engineering, Manufacturing, and Production

Industries: Engineering Services, Aviation and Aerospace Component Manufacturing, and Appliances, Electrical, and Electronics Manufacturing

Benefits

• Medical insurance
• Vision insurance
• 401(k)
• Child care support
• Paid maternity leave
• Paid paternity leave
• Tuition assistance
• Disability insurance

Get notified about new Design Verification Engineer jobs in Bohemia, NY .