Sr. Staff Physical Design PPA Engineer
$180.2k - $270.4kSamsung Electronics America
Position Summary Samsung, a world leader in advanced semiconductor technology, is founded on a simple philosophy – the endless pursuit of excellence will create a better world for all. At Samsung Austin Research and Development Center (SARC) and Advanced Computing Lab (ACL), we are building a center of excellence for Intellectual Property (IP) that is applied to high-performance computing devices (mobile, automotive, and other custom market segments) consumed by millions of people around the world. Come build with us! Role and Responsibilities As a Sr Staff Physical Design PPA Engineer. you will be responsible for developing and innovating design recipes aimed at improving Power/Performance/Area used for Physical Design execution on SARC/ACL premium IPs. The role requires a contributor with strong problem-solving skills, high proficiency in all areas of Physical Design Implementation, and a comprehensive approach to delivering solutions. Key Responsibilities You will lead PPA initiatives by identifying opportunities, tracking progress, and executing towards delivering solutions that meet project requirements. You will drive flows and methodologies improvements for the purpose of automating Physical Design Implementation, leveraging your strong problem-solving skills and high proficiency in all areas of Physical Design. You will collaborate with stakeholders to ensure that your solutions meet their needs and expectations. You will have hands‑on responsibility from synthesis to place and route of an IP block through signoff flows, including timing and physical verification. You will work on synthesis, floor planning, place & route in chip-level and hierarchical physical implementation environments, ensuring that your designs meet PPA targets and signoff requirements. You will interact with RTL counterparts and SOC teams to resolve design issues pertaining to block closure, providing feedback and working together to optimize the design flow. You will utilize your comprehensive approach to delivering solutions, ensuring that y your work is of the highest quality and meets or exceeds expectations for frequency, power, and area requirements. Skills and Qualifications 10+ years of experience with a Bachelor’s degree in Computer Science/Computer Engineering/relevant technical field 8+ years of experience with a Master’s degree 6+ years of experience with a PhD Solid understanding of the SOC/ASIC design flow with particular experience in taping out designs Experience with synthesis, block, and full chip implementation utilizing the latest industry P&R/STA flows and tools Experience in block level floor-planning, implementing power grid and area/congestion optimization Proficient scripting/programming skills in TCL, Perl, Shell, and/or Python Knowledge of Electrical Engineering fundamentals, analytical aptitude and excellent attention to detail Strong communication skills, team player working in collaborative work environment, discipline and planning; ability to execute with high quality deliverables is a must Preferred Candidate Experience with 7nm Finfet or smaller process nodes Hands‑on experience with clock tree synthesis (CTS) Sign‑off experience with reliability, signal integrity, noise, timing, power, physical and DFM closure Our Team We’re strengthening our team of talented individuals with diverse skill sets to build a technology roadmap and deliver market-leading GPU. Our Xclipse GPU is the first mobile GPU with ray tracing technology that enables console‑level graphic for Samsung Galaxy smartphones. With architecture scalability at the frontier of our design focus, our performance- and power-optimized IP solution gets integrated into complex semiconductor products, aiming to reach multiple market segments. Our Physical Design group is part of the larger Design Implementation team at SARC/ACL. The fast‑paced environment here provides us opportunities to learn different areas of design implementation and diversifying our technical expertise. We take pride in our highly collaborative team culture and feel supported by our leadership to explore new ideas and bring them to reality every day. We believe in connecting your area of expertise with the right level and functional discipline that can empower you to grow. Total Rewards At Samsung – SARC/ACL, base pay is one part of our total compensation package and is determined within a range. This provides the opportunity to progress as you grow and develop within a role. The base pay range for this role is between $180,200 and $270,400. Your actual base pay will depend on variables that may include your education skills, qualifications, experience, and work location. medical dental vision life insurance 401(k) onsite lunch employee purchase program tuition assistance (after 6 months) paid time off student loan program wellness incentives many more In addition, regular full‑time employees (salaried or hourly) are eligible for MBO bonus compensation, based on company, division, and individual performance. Additionally, this role might be eligible to participate in long term incentive plan and relocation. This is an exempt position, which is not eligible for overtime pay under the Fair Labor Standards Act (FLSA). Trade Secrets By submitting an application, you agree not to disclose to Samsung or induce or encourage Samsung to use any confidential or proprietary information (including trade secrets) belonging to a current or former employer or other entity. U.S. Export Control This role may require access to information subject to U.S. export control laws. Applicants must be authorized to access such information or eligible for government authorization. #SARC * Please visit Samsung membership to see Privacy Policy, which defaults according to your location. You can change Country/Language at the bottom of the page. If you are European Economic Resident, please click here. Equal Employment Opportunity Samsung Electronics America, Inc. and its subsidiaries are committed to employing a diverse workforce, and provide Equal Employment Opportunity for all individuals regardless of race, color, religion, gender, age, national origin, marital status, sexual orientation, gender identity, status as a protected veteran, genetic information, status as a qualified individual with a disability, or any other characteristic protected by law. Samsung Electronics is a global leader in technology, opening new possibilities for people everywhere. Through relentless innovation and discovery, we are transforming the worlds of TVs, smartphones, wearable devices, tablets, digital appliances, and network systems, and the entire semiconductor industry with our memory, system LSI, foundry, and LED solutions. Samsung is also leading in the development of the Internet of Things through, among others, our Smart Home and Digital Health initiatives. Since being established in 1969, Samsung Electronics has grown into one of the world’s leading technology companies, and become recognized as one of the top global brands. Our network now extends across the world, and Samsung takes great pride in the creativity and diversity of its talented people, who drive our growth. To discover more, please visit our official newsroom at ( #J-18808-Ljbffr Samsung Electronics America
- ...shaping the future. Whether you’re designing next-gen processors, enabling... ...world-class hardware physical design flow in a fast-paced production... ...passion for solving complex engineering challenges and driving... ...power, performance, and area (PPA). Create and maintain validation...SeniorWorldwide
$239.6k - $324.1k
Annapurna Labs, designs custom silicon powering AWS’s cloud infrastructure... ...for a Senior Manager, Physical Design Engineering to build and lead a world-... ..., hierarchical methodology, PPA target-setting, and... ...employees, supervisors, and staff; adhere to standards of excellence...SeniorLocal areaFlexible hours$185.2k - $250k
...responsibilities • Work with RTL/logic designers to drive architectural feasibility... ...explore power-performance-area tradeoffs for physical design closure • Drive IO/Core block physical... ...and teamwork with other physical design engineers as well as with the RTL/Arch. Teams...SeniorPermanent employmentFull timeFlexible hours$240k - $333k
Lead a team of digital design engineers working on CPU functional units, focusing specifically on... ...Collaborate directly with verification, physical design, and power analysis teams to ensure... ...microarchitecture definition and PPA optimizations.Experience leading technical...SeniorWorldwide$168k - $264.5k
...can make a lasting impact on the world.We are looking for a physical design engineer to be a part of NVIDIA’s physical design (PD) methodology team... ...for physical design teams to not only deliver the best PPA on the chips, but to also do it at scale, in the shortest possible...SeniorFull timeRemote work- ...is actively developing the technologies to make this possible, with the ultimate goal of enabling human life on Mars.SR. SOC/ASIC PHYSICAL DESIGN ENGINEER (SILICON ENGINEERING)At SpaceX we’re leveraging our experience in building rockets and spacecraft to deploy Starlink...SeniorPermanent employmentWorldwideWeekend work
$128.6k - $217.2k
Senior Physical Design EngineerCategoryChip DesignLocationAustin, TXExperienceMore than 8 Years... ...RoleWe are seeking a Senior Physical Design Engineer to drive Advanced Place & Route (APR)... ...critical implementation stages—from early PPA evaluation and risk assessment to...SeniorTemporary workWork at officeWork from home$183k - $247.6k
Annapurna Labs designs silicon and software that accelerates innovation. Customers choose... .... We’re looking for an ASIC Physical Design Engineer to help us trail-blaze new technologies... ...with other employees, supervisors, and staff; adhere to standards of excellence despite...SeniorLocal areaFlexible hours- ...are seeking an experienced Digital Designer for SoC Implementation / Physical Design for advanced semiconductor products... ...with optimized quality and meeting PPA targets.Key Responsibilities1. End-... ...’s in Electrical / Electronics Engineering or related field10+ years of...Full timeWork at officeLocal area
$180.2k - $270.4k
...the world. Come build with us! Role and Responsibilities As a Senior Staff Physical Design Feasibility Engineer, you will play a crucial role in driving the overall performance, power, and area (PPA) of complex ASIC and interposer designs, focusing on ensuring their feasibility...SeniorRelocation$100k
...as much by flow maturity as by design work. This role develops,... ...RTL-to-GDSII methodology the IP physical design team runs on, so a new... ...physical design or CAD methodology engineer who has built flows that... ...removing manual steps and making PPA exploration repeatable.Building...Permanent employment$100k
...contributors of all seniorities.Tenstorrent is seeking a talented Physical Design Engineer to implement high-performance blocks for our industry-... ...track record of successful tapeouts.Passionate about optimizing PPA through innovative implementation techniques and close RTL...Permanent employment$100k
...and AI IP to customers who need hardened, PPA-proven deliverables on their target node and foundry. This role owns physical implementation of those IP blocks end to end... ...this posting.Who You AreA hands-on physical design engineer who owns blocks end to end, with a track...Permanent employment$168k - $264.5k
We are now looking for a Senior Physical Design Engineer. NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel computing....SeniorFull time$168k - $264.5k
...limits of current EDA. NVIDIA's interposer designs are among the most complex in the... ...for them is a small group of high-impact engineers who define how that design process works... ...package design along with interposer and IC physical design.Strong expertise in developing...SeniorFull time- ...Qualcomm Technologies, Inc. is seeking an ASIC Engineer to join its Engineering Group, focusing on ASICS Engineering. The role involves defining, modeling, designing, optimizing, verifying, validating, implementing, and documenting IP development for high-performance,...Senior
- ...We are looking for a Physical Design Engineer with 6+ years of ASIC physical design experience to drive block-level and full-chip implementation... ...Expertise in timing closure, physical verification, and PPA optimization. Scripting skills in Tcl, Perl, or Python....
- ...Qualcomm Technologies, Inc. in Austin, Texas, is seeking a Senior Staff Physical Design Engineer to define, model, and implement IP/SoC for high-performance, low-power products. You will collaborate with software and hardware teams to meet system requirements and customer...Senior
- ...investors and staffed by leading engineers, Etched is redefining the... ...Etched is looking for exceptional Physical Design engineers to join our team.... ..., drive timing closure and PPA optimization, supervise 3rd... ...expect all of our technical staff to contribute to both as needed...Work at officeShift work
$200k - $300k
...Hudson River Trading (HRT) is seeking a Physical Design Engineer with a broad, versatile skillset to... ...optimizing power, performance, and area (PPA) Diagnose and resolve physical design... ...is valued. HRT is proud of our diverse staff; we have offices all over the globe and...Work at officeLocal areaImmediate start- ...GPU Physical Design Engineer Work Locations (2) Submit Resume Do you love creating sophisticated solutions to highly complex challenges? As... ...construction and optimization recipes for performance, power and Area (PPA). Collaborate to drive methodologies and "best known...Temporary work
- Samsung Electronics America, at Samsung Austin Research and Development Center, seeks a Senior Staff Physical Design Feasibility Engineer to drive PPA for ASIC and interposer designs from floor planning to tape-out. You will lead cross-team collaboration with RTL and architects...Senior
- Samsung Electronics America is seeking a Senior Staff Physical Implementation CAD Engineer to lead design flows and automation for high-performance GPU/SoC projects... ...across design, DTCO, and vendor teams to push PPA efficiency while enabling scalable, high-quality design...Senior
$100k
...for contributors of all seniorities.Tenstorrent is seeking an Physical Design Engineer to lead cross-functional efforts to solve complex physical... ...methodologies across advanced nodes, with a strong focus on PPA and runtime improvements. The engineer will architect, integrate...Permanent employment- NUVACORE, Inc. is seeking a CPU Physical Design Engineer to drive end-to-end design closure from RTL to GDS/tape-out while optimizing power, performance, and area. You will coordinate with CAD, RTL/μ-arch, and partner teams to ensure timely design cycle progress and PPAs...Senior
- Qualcomm Technologies, Inc. is seeking an experienced ASIC Physical Design professional to drive synthesis, CTS, and overall physical design convergence. Responsibilities include updating flows for optimal power, performance, and area and leading semi-custom design techniques...Senior
- ...performance, low‑power CPU for next‑generation compute workloads. You will design library cells and own IP closure from schematic to layout, interfacing with foundry and CAD teams to optimize PPA on advanced CMOS nodes. You will contribute to defining flows, automation,...Senior
$174.4k - $261.6k
...Qualcomm Technologies, Inc. Job Area Engineering Group, Engineering Group > ASICS Engineering... ...clock tree synthesis (CTS) and overall physical design convergence deliverables include custom... ...implementation flows for optimum PPA (power, performance, and area) Drive the...Work experience placementWork from home$174.4k - $261.6k
Company: Qualcomm Technologies, Inc. Job Area: Engineering Group, Engineering Group > ASICS Engineering General Summary: QCT’s NSP Physical Design Team is actively seeking a highly experienced Clock Physical Design Engineer to develop, optimize, and sign off advanced clocking...SeniorWork experience placementWork from home$174.4k - $261.6k
## Physical Design Engineer, Sr. StaffAustin, Texas, United States of AmericaApply NowFind out how well you match with this jobJob ID: 3097627## **Company:**Qualcomm Technologies, Inc.## **Job Area:**Engineering Group, Engineering Group > ASICS Engineering**General Summary...SeniorWork experience placementImmediate startWork from home
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to Sr. Staff Physical Design PPA Engineer. Be the first to apply!
- staff engineer Austin, TX
- staff design engineer Austin, TX
- engineering aide Austin, TX
- staff security engineer Austin, TX
- project engineer assistant project manager Austin, TX
- technology administrator Austin, TX
- assistant engineer Austin, TX
- research assistant engineering Austin, TX
- senior staff engineer Austin, TX
- staff data engineer Austin, TX



