Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Silicon Design-for-Test (DFT) Engineer

$160k - $275k

MatX

What MatX Is BuildingMatX is on a mission to be the compute platform for AGI. We are developing vertically integrated full-stack solutions from silicon to systems including hardware and software to train and run the largest ML workloads for AGI. MatX is seeking a Silicon Design-For-Test (DFT) engineer to join our team as we create best-in-class silicon for high-performance and sustainable GenAI. The successful candidate for this role will be responsible for implementation of DFT functions for performant and functionally accurate silicon for MatX products across compute, memory management, high-speed connectivity and other key technologies in leading-edge process nodes.What You'll Do HereDesign and develop functional test solutions for SERDES PHY, covering loopback, eye diagram characterization, and margin testing.Perform DFT integration of PHY IP blocks, including boundary scan, BIST interfaces, and test mode control signals, and develop robust pattern porting flows from IP-level to SoC-level.Develop and maintain firmware loading flows for PHY bring-up and test — including SPI/JTAG-based firmware download, register initialization sequences, and debug support during test program development.Collaborate closely with verification, firmware, and test engineering teams to develop and bring up silicon test programs from simulation to ATE.Execute DFT implementation and verification flows for block-level DFT insertion, including scan chain closure, ATPG pattern generation, and sign-off.Support test escapes root cause analysis and drive continuous improvement of DFT coverage and test quality.Who You AreHands-on experience with DFT implementation — MBIST, at-speed scan and scan compression.Strong knowledge of modern DFT standards and protocols: JTAG (IEEE 1149.1), IJTAG (IEEE 1687), and Streaming Scan Networks (SSN).Experience or Working Knowledge of loading and validating PHY firmware via serial interfaces (SPI, I2C, or JTAG), including understanding of bootloader sequences and register map initialization.Solid experience integrating PHY DFT interfaces (e.g., SERDES PHY test modes, analog test buses into the SoC DFT architecture.Experience with system-level DFT access — hierarchical test access, test data compression, and multi-die/chiplet DFT — is a strong plus.Familiarity with EDA tools such as Synopsys DFT Compiler, Mentor Tessent, or equivalent.CompensationThe US base salary for this full-time position is determined based on a variety of factors including role, experience, location, job-related skills, and relevant education and training. Career length is only a guideline for compensation.Early Career - $160,000 - $275,000 + equityMid Career - $175,000 - $400,000 + equitySenior Career - $250,000 - $600,000 + equityWhat We OfferTime off: 4 weeks PTO (accrued) + 12 company Holidays + up to 3 weeks remote workHealth: Company-subsidized Medical (Kaiser or Anthem) for employees & dependents, Guardian Dental and Vision insurances for employee & dependents, and life insurance (employee only), plus HSA and FSA offerings via Lively. Financial Wellbeing: Choose from Roth IRA or 401K (or both) retirement plans with up to 5% company contribution to 401K (even if you don't contribute). Also, 100% company-paid life insurance (up to $300K) and long-term disability insurances.Professional Development: $1500 Professional Development Budget (per year)Team Meals: MatX provides onsite team lunch & dinner Monday - Friday, with your choice of ordering via WeBox, Specialty’s or via our reimbursement systemCommute on Us: Commute on our company Uber account, or reimburse your train rides. Either way, we pay 100% for your daily commute.MatX E(x)tras: $50/mo to use on the perk you value mostCell & Internet Reimbursement: $35/mo for cellular and $40/mo for wifiRemote Home Setup: Use our Amazon business account for up to $1000 in office setup purchases. Mental Wellbeing: 100% paid mental health benefit via SpringHealth and Guardian EAP.Support to Parents: Up to 12 weeks paid parental leave regardless of path to parenthood, 10 weeks pregnancy disability leave, flexible return-to-work hours, and Benepass reproductive health & parental benefit.As part of our dedication to the diversity of our team and our focus on creating an inviting and inclusive work experience, MatX is committed to a policy of Equal Employment Opportunity and will not discriminate against an applicant or employee on the basis of race, color, religion, creed, national origin or ancestry, sex, gender, gender identity, gender expression, sexual orientation, age, physical or mental disability, medical condition, marital/domestic partner status, military and veteran status, genetic information or any other legally recognized protected basis under federal, state or local laws, regulations or ordinances.---------This position requires access to information that is subject to U.S. export controls. This offer of employment is contingent upon the applicant's capacity to perform job functions in compliance with U.S. export control laws without obtaining a license from U.S. export control authorities.--------MatX does not accept unsolicited resumes from individual recruiters or third-party recruiting agencies in response to job postings. No fee will be paid to third parties who submit unsolicited candidates directly to our hiring managers or People team and any resumes submitted are deemed to be the property of MatX.LocationMountain View (HQ) or RemoteEmployment TypeFull timeLocation TypeHybridDepartmentHardware

Vacancy posted 3 days ago
Similar jobs that could be interesting for youBased on the Silicon Design-for-Test (DFT) Engineer in Mountain View, CA vacancy
  • $160k - $275k

     ...Silicon Design-For-Test (DFT) Engineer MatX is on a mission to be the compute platform for AGI. We are developing vertically integrated full-stack solutions from silicon to systems including hardware and software to train and run the largest ML workloads for AGI. MatX... 
    Suggested
    Daily paid
    Full time
    Work experience placement
    Local area
    Remote work
    Monday to Friday
    Flexible hours

    MatX

    Mountain View, CA
    1 day ago
  • $2,000 per month

     ...investors and staffed by leading engineers, Etched is redefining the...  ...skilled and motivated Design For Testability (DFT) Engineer to join our dynamic...  ...and effectiveness of our testing processes, thereby enhancing...  .... Analyze test results and silicon debug data to provide design... 
    Suggested
    Work at office
    Relocation package

    Etched

    San Jose, CA
    5 days ago
  • $196k - $310.5k

     ...the choice to join us today.Design-for-X Engineering at NVIDIA works on groundbreaking...  ...use cases in manufacturing testing on some of the industry's...  ...work on innovating in the DFT Power, Thermal & Voltage Noise...  ...chips.You will work on post-silicon data analysis for power to... 
    Suggested
    Full time

    Nvidia

    Santa Clara, CA
    a month ago
  •  ...: Develop C and C++ based test content, low-level drivers, and...  ...board images and bit files. Design additional custom FPGA RTL...  ...platform. Debug FPGA and post-silicon issues using tools such as...  ...Electronics and Communication Engineering, Computer Engineering, or related... 
    Suggested
    Temporary work

    Delan Associates, Inc

    Mountain View, CA
    a month ago
  • $160k - $275k

     ...MatX Silicon Micro-Architect and Design Engineer Opportunity MatX is on a mission to be the compute platform for AGI. We are developing vertically integrated full-stack solutions from silicon to systems including hardware and software to train and run the largest ML... 
    Suggested
    Daily paid
    Full time
    Work experience placement
    Local area
    Remote work
    Monday to Friday
    Flexible hours

    MatX

    Mountain View, CA
    2 days ago
  • $2,500 per month

     ...frontier intelligence. We co-design chips, racks, software,...  ...and staffed by leading engineers, Etched is redefining...  ...and motivated Post Silicon Validation Engineer to...  ...level and full-chip stress testing and corner case...  .... Partner with RTL, DFT, ATE, firmware, and system... 
    Work at office
    Relocation package

    Etched

    San Jose, CA
    11 days ago
  • $168k - $264.5k

     ...you can make a lasting impact on the world.Join NVIDIA's Design-for-Test Engineering team in Santa Clara, CA, where we are driven by a passion...  ...keep evolving to solve emerging challenges. As a Senior DFT - Silicon Validation Engineer, you will work on ground breaking technologies... 
    Full time
    Shift work

    Nvidia

    Santa Clara, CA
    15 days ago
  •  ...every detail? As part of our Silicon Technologies group, you’ll help design and manufacture our next-generation...  ...with their devices. The DFT Design Verification Engineer will be on a team which is...  ...various checks • Implementing test benches, generating advised/constrained... 

    Apple

    Cupertino, CA
    1 day ago
  • $135k - $155k

     ...with the ultimate goal of enabling human life on Mars. DESIGN VERIFICATION ENGINEER (SILICON ENGINEERING) At SpaceX we’re leveraging our experience...  ...to millions of users worldwide. We design, build, test, and operate all parts of the system – thousands of satellites... 
    Permanent employment
    Temporary work
    Worldwide
    Weekend work

    SpaceX

    Palo Alto, CA
    1 day ago
  • $168k - $264.5k

     ...the boundary of architecture, silicon, firmware, software, and production...  ...depth.We're the Silicon Design for Productization (DFP) Team,...  ...bridge. We're looking for an engineer who reasons from first principles...  ...methodology and silicon test plan based controller designs... 
    Full time

    Nvidia

    Santa Clara, CA
    a month ago
  • $163k - $236k

     ...from HLS code to generated RTL.Design and maintain advanced...  ...verifiability and mentor junior engineers on the nuances of HLS verification...  ..., developing custom silicon solutions that power the future...  ...strategy that includes C++ software testing, C/RTL co-simulation, and... 
    Worldwide

    Google

    Mountain View, CA
    3 days ago
  • $163k - $236k

    Develop verification plans and test plans for digital...  ...Bachelor's degree in Electrical Engineering, Computer Engineering, Computer...  ...subsystems.Experience working with design verification (DV) testbenches...  ..., developing custom silicon solutions that power the future... 
    Worldwide

    Google

    Mountain View, CA
    2 days ago
  • $138k - $197k

     ...strategies for complex digital design blocks by thoroughly...  ...and collaborating with design engineers to identify critical verification...  ...stimulus and corner cases.Debug test failures alongside design engineers...  ...) to ensure bug-free silicon in complex SoCs.Strong problem... 

    Google

    Mountain View, CA
    2 days ago
  • $119.8k - $234.7k

     ...Hardware EngineeringDiscipline: Silicon EngineeringCompany:...  ...Hardware, and Infrastructure Engineering (SCHIE) is the team behind Microsoft...  ...within SCHIE is responsible for design, development, manufacturing...  ...:Develop C and C++ based test content, low-level drivers, and... 
    Ongoing contract
    Permanent employment
    Work at office
    Local area
    Worldwide
    3 days per week

    Microsoft

    Mountain View, CA
    2 days ago
  • $2,500 per month

     ...frontier intelligence. We co-design chips, racks, software,...  ...and staffed by leading engineers, Etched is redefining...  ...skilled and motivated Silicon Validation Firmware...  ...the validation firmware, test content, and automation...  ..., architecture, DFT, and driver teams to ensure... 
    Work at office
    Relocation package

    Etched

    San Jose, CA
    11 days ago
  •  ...Contract RF Test Engineer Mountain View, CA Job Description: Perform RF System Testing on devices for design verification and system validation, including controlled (conducted and radiated) test environment tests for RF performance, interference, noise floor... 
    Contract work

    E-Solutions

    Mountain View, CA
    18 hours ago
  • $125.8k - $170.2k

     ...integrates all key LiDAR components onto a silicon photonics chip in a compact module. Aeva 4...  ...for an experienced Board Validation and Test Engineer to join our test engineering team. This role, you will drive board DFT, design validation test platforms and high-volume... 
    Contract work
    Worldwide
    Flexible hours

    Aeva Inc.

    Mountain View, CA
    more than 2 months ago
  • $100k - $110k

     ...data storage. Originally founded in Silicon Valley in 2002 under the name iXsystems,...  ...Position Overview: As a Systems Test Engineer, you significantly contribute to TrueNAS...  ...development. You will interact with our design partners, manufacturing teams, and customer... 
    Local area
    Remote work
    Flexible hours

    TrueNAS

    Campbell, CA
    24 days ago
  •  ...interconnects to scalable photonic engines, Lumilens is unlocking a new...  ...the optical layer from the silicon up. You'll work alongside a team...  .... Every line of code, every design decision, every breakthrough you...  ...the Role - Optical Product Test Engineer As an Optical Product... 

    Lumilens

    San Jose, CA
    18 hours ago
  •  ...Robotics Test Engineer At Rhoda AI, we're building the next generation of generalist intelligent robots. We own the full robotics stack...  ...world models that control our robots. Our robots are designed to be generalists capable of operating in complex, real-world... 

    Rhoda AI

    Mountain View, CA
    2 days ago
  • $153.6k - $215k

     ...Come work at Amazon!As an ATE Test Engineer, you will engage with an...  ...disciplinary staff to conceive, design, and develop innovative test...  ...methodology for Amazon Leo custom silicon, helping take devices from...  ...corners.• Partner directly with DFT teams to define test... 
    Permanent employment
    Local area
    Flexible hours

    Amazon

    Sunnyvale, CA
    2 days ago
  • $136k - $218.5k

     ...CA, Santa Clara Full time JR2022641 NVIDIA Silicon Co-design Group is seeking a versatile engineer to join the HW ArchDev Methodology team. SCG operates...  ...systems, debug tools You have artifacts: postmortems, test methods, tools, papers, or dashboards that show how... 
    Full time

    NVIDIA

    Santa Clara, CA
    3 days ago
  • $133k - $141k

     ...Hardware Test Engineer Palo Alto, California Wing offers drone delivery as a safe, fast, and sustainable solution for last mile logistics...  ...directly from businesses to homes on-demand, in minutes. We design, build, and operate our aircraft, and offer drone delivery... 
    Full time
    Local area

    Wing

    Palo Alto, CA
    3 days ago
  •  ...Develop and execute ATE test solutions, characterization plans...  ...product lifecycle. Leverage DFT methodologies to identify failure...  .... Collaborate with design, DFT, operations, reliability,...  ...Qualifications BS in Electrical Engineering, Computer Engineering, or... 

    Saxon Global

    Santa Clara, CA
    5 hours ago
  •  ...future of data centers. nEye’s MEMS-based silicon photonics optical circuit switches (...  ..., high radix, compact chip-scale design, offering hyperscale data centers enhanced...  ...We are looking for a Photonics Test Automation Engineer to build the software and automation infrastructure... 

    nEye.ai

    Santa Clara, CA
    28 days ago
  • $140k - $230k

     ...future of data centers. nEye’s MEMS-based silicon photonics optical circuit switches (OCS)...  ..., high radix, compact chip-scale design, offering hyperscale data centers enhanced...  ...We are looking for a Senior Optical Test Engineer to lead the measurement, characterization... 

    nEye.ai

    Santa Clara, CA
    28 days ago
  •  ...is seeking a Principal Test Architect for our Analog...  ...test methodology, design-for-test strategy, test...  ...design, product, and test engineering teams to drive test innovation...  ...design-for-test (DFT) requirements and optimize...  ..., characterization, silicon validation, applications... 
    Flexible hours

    Renesas Electronics

    San Jose, CA
    12 days ago
  •  ...3X. The Role We are looking for an RF Test & Systems Engineer to own the testing, characterization, and system...  ...at the intersection of RF testing, systems design, and applications engineering—you will prove our silicon works, build the systems around it, and help... 
    Full time
    Work at office
    Flexible hours

    Oso Semiconductor Inc.

    Mountain View, CA
    28 days ago
  • $149.6k - $245.16k

     ...for the better brings. We work every single day to design and manufacture silicon products that empower people's digital lives.Intel...  ...a highly motivated Silicon Photonics Wafer Test Automation Development Engineer to support the development, implementation, and optimization... 
    Full time
    Internship
    Local area
    Immediate start
    Remote work
    Shift work

    Intel

    Santa Clara, CA
    a month ago
  •  ...Design Verification Engineer Location: Mountain View CA Strong understanding of SV and UVM...  ...design specs and develop test plans based on functional and architectural...  ...as needed. Collaborate with DFT/PD/RTL teams and post-silicon validation to ensure design... 

    Kasmo Global

    Mountain View, CA
    18 hours ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Silicon Design-for-Test (DFT) Engineer. Be the first to apply!