Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Sr. SOC/ASIC Physical Design Engineer (Silicon Engineering)

$170k - $230k

jobr.pro

SpaceX was founded under the belief that a future where humanity is out exploring the stars is fundamentally more exciting than one where we are not. Today SpaceX is actively developing the technologies to make this possible, with the ultimate goal of enabling human life on Mars. SR. SOC/ASIC PHYSICAL DESIGN ENGINEER (SILICON ENGINEERING) At SpaceX we’re leveraging our experience in building rockets and spacecraft to deploy Starlink, the world’s most advanced broadband internet system. Starlink is the world’s largest satellite constellation and is providing fast, reliable internet to millions of users worldwide. We design, build, test, and operate all parts of the system – thousands of satellites, consumer receivers that allow users to connect within minutes of unboxing, and the software that brings it all together. We’ve only begun to scratch the surface of Starlink’s potential global impact and are looking for best‑in‑class engineers to help maximize Starlink’s utility for communities and businesses around the globe. We are seeking a motivated, proactive, and intellectually curious engineer who will work alongside world‑class cross‑disciplinary teams (systems, firmware, architecture, design, validation, product engineering, ASIC implementation). In this role, you will be developing cutting‑edge next‑generation silicon for deployment in space and ground infrastructures around the globe. These chips are enabling connectivity in places it has previously not been available, affordable or reliable. Your efforts will help deliver cutting‑edge solutions that will expand the performance and capabilities of the Starlink network.

RESPONSIBILITIES

Perform partition synthesis and physical implementation steps (e.g. synthesis, floorplanning, power/ground grid generation, place and route, timing, noise, physical verification, electromigration, voltage drop, logic equivalency and other signoff checks) Develop/improve physical design methodologies and automation scripts for various implementation steps Closely collaborate with the ASIC design team to drive architectural feasibility studies, develop timing, power and area design targets, and explore RTL/design tradeoffs Resolve design/timing/congestion and flow issues, identify potential solutions and drive execution Run, debug, and fix signoff closure issues in static timing analysis (STA), noise, logic equivalency, physical verification, electromigration and voltage drop

BASIC QUALIFICATIONS

Bachelor’s degree in electrical engineering, computer engineering or computer science 5+ years of ASIC and/or physical design flow development experience in industry

PREFERRED SKILLS AND EXPERIENCE

Strong experience in ASIC/SOC RTL2GDSII physical design and signoff flows Strong experience with industry standard EDA tools including understanding of their capabilities and underlying algorithms Knowledge of deep sub‑micron FinFET and CMOS solid state physics Knowledge of CMOS digital design principles, basic standard cells their functionality, standard cell libraries Understanding of CMOS power dissipation in deep submicron processes leakage/dynamic Familiar with CMOS analog circuit and physical design Knowledge of DFT/Scan/MBIST/LBIST and understanding of their impact on physical design flows Good scripting skills (csh/bash, Perl, Python, TCL, Makefile etc.) Self‑driven individual with a can‑do attitude, willing to learn, and an ability to work in a dynamic group environment

ADDITIONAL REQUIREMENTS

Ability to work extended hours and weekends as needed to meet critical project milestones

COMPENSATION AND BENEFITS

Pay range: Physical Design Engineer/Senior: $170,000.00 - $230,000.00 per year Your actual level and base salary will be determined on a case‑by‑case basis and may vary based on the following considerations: job‑related knowledge and skills, education, and experience. Base salary is just one part of your total rewards package at SpaceX. You may also be eligible for long‑term incentives, in the form of company stock, stock options, or long‑term cash awards, as well as potential discretionary bonuses and the ability to purchase additional stock at a discount through an Employee Stock Purchase Plan. You will also receive access to comprehensive medical, vision, and dental coverage, access to a 401(k) retirement plan, short & long‑term disability insurance, life insurance, paid parental leave, and various other discounts and perks. You may also accrue 3 weeks of paid vacation and will be eligible for 10 or more paid holidays per year. Exempt employees are eligible for 5 days of sick leave per year.

ITAR REQUIREMENTS

To conform to U.S. Government export regulations, applicant must be a (i) U.S. citizen or national, (ii) U.S. lawful, permanent resident (aka green card holder), (iii) Refugee under 8 U.S.C. § 1157, or (iv) Asylee under 8 U.S.C. § 1158, or be eligible to obtain the required authorizations from the U.S. Department of State. Learn more about the ITAR here. SpaceX is an Equal Opportunity Employer; employment with SpaceX is governed on the basis of merit, competence and qualifications and will not be influenced in any manner by race, color, religion, gender, national origin/ethnicity, veteran status, disability status, age, sexual orientation, gender identity, marital status, mental or physical disability or any other legally protected status. #J-18808-Ljbffr jobr.pro

Vacancy posted 4 days ago
Similar jobs that could be interesting for youBased on the Sr. SOC/ASIC Physical Design Engineer (Silicon Engineering) in Sunnyvale, CA vacancy
  • $170k - $230k

    SpaceX is seeking a Sr. SOC/ASIC Physical Design Engineer to develop next-generation silicon for space and ground infrastructures. You'll work with top engineers across various disciplines to enhance the Starlink network, enabling connectivity globally. Ideal candidates... 
    Senior

    jobr.pro

    Sunnyvale, CA
    4 days ago
  • An established industry player is seeking a skilled Physical Design Engineer to join their innovative team. In this long-term contract role, you...  ...design issues, and contribute to the integration of ASIC/SoC designs. If you have a passion for physical design and want... 
    Suggested
    Long term contract
    Remote work

    Central Business Solutions

    San Jose, CA
    1 day ago
  • Senior Silicon Physical Design Engineer, TPU, Google Cloud Apply Bachelor’s degree in Electrical Engineering...  ...designs. Experience with System on a Chip (SoC) cycles. Experience in high-...  ...design in SoC or multiple-cycles of SoC in ASIC design. Experience with layout verification... 
    Senior
    Worldwide

    Google Inc.

    Mountain View, CA
    4 days ago
  •  ...enabling human life on Mars. SR. RTL DESIGN ENGINEER (SILICON ENGINEERING) At SpaceX we’...  ..., product engineering, ASIC implementation). In this role...  ...those IPs and support the physical implementation team (synthesis...  ...power optimization ASIC/SoC system integration experience... 
    Senior
    Worldwide

    SpaceX

    Sunnyvale, CA
    4 days ago
  • Senior ASIC Design Engineer - AMD NTSG At AMD, our mission is to build great...  ...implementation support tapeout silicon bring‑up production ramp...  ...of ASIC IPs into larger SoC and system architectures Produce...  ...condition, mental or physical disability, national origin,... 
    Senior

    Advanced Micro Devices

    Santa Clara, CA
    4 days ago
  • $170k - $240k

     ...the ultimate goal ofenabling human life on Mars. SR. ASIC DESIGN VERIFICATION ENGINEER (SILICON ENGINEERING) At SpaceX were leveraging our experience...  ...orientation gender identity marital status mental or physical disability or any other legally protected status.... 
    Senior
    Permanent employment
    Full time
    Temporary work
    Worldwide
    Weekend work

    SpaceX

    Sunnyvale, CA
    12 days ago
  •  ...California, is seeking a skilled engineer to join their wireless silicon development team. This role involves defining ASIC microarchitecture and...  ...teams to ensure successful SoC integration. Applicants should...  ...industries, with expertise in ASIC design flows and cross-functional... 

    Apple Inc.

    Sunnyvale, CA
    3 days ago
  •  ...based in Santa Clara, California is looking for an experienced ASIC Design Engineer to join their Integrated Wireless Technology team. As a key...  ...experience in ASIC design, low power strategies, and silicon debug. This role offers a competitive salary and benefits package... 
    Senior

    Qualcomm

    Santa Clara, CA
    1 day ago
  • $170k - $230k

     ...goal of enabling human life on Mars. SR. RFIC DESIGN ENGINEER (SILICON ENGINEERING) At SpaceX we’re...  ...with system architects, modem/DSP and ASIC engineers to partition functions between...  ...identity, marital status, mental or physical disability or any other legally protected... 
    Senior
    Permanent employment
    Temporary work
    Worldwide
    Weekend work

    SpaceX

    Sunnyvale, CA
    1 day ago
  • $170k - $230k

     ...enabling human life on Mars. SR. FULL CHIP PHYSICAL VERIFICATION ENGINEER (SILICON ENGINEERING) At SpaceX...  ...of users worldwide. We design, build, test, and operate...  ..., product engineering, ASIC implementation). In this...  ...flows for advanced node SoC's. Interpret and implement... 
    Senior
    Permanent employment
    Temporary work
    Worldwide
    Weekend work

    Latent AI

    Sunnyvale, CA
    20 hours ago
  • $200k - $220k

    Staff / Senior Staff Physical Design Engineer Bolt Graphics is a semiconductor startup...  ...8-12 years of experiencein ASIC physical design Proven...  ...-speed interfaces or complex SoCs (CPU/GPU/AI) Exposure toGLS and timing‑related silicon debug Scripting expertise inPython... 
    Senior

    Bolt Graphics

    Sunnyvale, CA
    20 hours ago
  • $237k - $296k

     ...seeking a high-caliber Sr. Staff Design Verification Engineer to join our ADAS and Inference Silicon team. You will be...  ...our next-generation SoC. Responsibilities Drive...  ...experience in ASIC design verification....  ...or characteristics, physical or mental disability,... 
    Senior
    Full time
    Contract work
    Temporary work
    Part time
    Local area
    Shift work
    Night shift

    Rivian

    Palo Alto, CA
    2 days ago
  •  ...Responsibilities AMD, Inc., is hiring a Sr. Silicon Design Engineer to: Research, design,...  ..., and documentation for ASIC development. Determine...  ...architecture, GPU architecture, or SoC architecture Experience may...  ...condition, mental or physical disability, national origin,... 
    Senior
    Work experience placement
    Internship

    Advanced Micro Devices, Inc.

    Santa Clara, CA
    3 days ago
  • $165k - $241.4k

     ...Meet the Team Join the Cisco Silicon One team in developing a...  ...provides a unique experience for ASIC engineers by combining the resources...  ...Participate in the ASIC design verification for Cisco high-...  ...technology work together across the physical and digital worlds. These... 
    Senior
    Full time
    Temporary work
    Local area
    Flexible hours

    Cisco

    San Jose, CA
    3 days ago
  •  ...talented and detail-oriented ASIC Design Verification (DV) Engineer to join our chip design...  ...(ICs) for groundbreaking silicon photonics and optical interconnect...  ...experience in ASIC/SoC design verification. UVM...  ...understanding. Exposure to physical layer (PHY) or mixed-... 

    Avicena Inc.

    Sunnyvale, CA
    2 days ago
  • $138k - $198k

    Silicon Design Verification Engineer, Quantum AI Apply Mid Experience driving progress,...  ...SystemVerilog/UVM. Experience with SOC verification including...  ...DV for mixed-signal ASICs containing analog and RF IP...  ...of a team of digital, DV, physical design, and radio frequency... 
    Full time
    Worldwide

    Google Inc.

    Mountain View, CA
    3 days ago
  • $198.7k - $298.1k

     ...Qualcomm. Our mission is to reimagine silicon and create computing platforms that...  ...the most talented and passionate engineers in the world to create designs that push the envelope on...  ...efficiency and scalability. As a CPU Physical Design CAD engineer, you will build... 
    Senior
    Work experience placement
    Immediate start
    Worldwide

    Qualcomm

    Santa Clara, CA
    4 days ago
  • $156k - $229k

     ...Mechanical, Material, Electrical Engineering, Technology, Science, a...  ...chip package substrate design using Cadence APD (...  .... Experience in mobile SOC package design in the...  ...packaging technologies and new silicon interfaces/subsystems. Experience in physical verification flow... 
    Senior
    Full time
    Worldwide

    Google Inc.

    Mountain View, CA
    2 days ago
  •  ...beyond. THE ROLE You will contribute to the ASIC (chip) design for high-performance network chips: AINIC...  ...work closely with the architecture, IP design, Physical Design teams, and product engineers to achieve first‑pass silicon success. THE PERSON A successful candidate... 

    Advanced Micro Devices

    Santa Clara, CA
    4 days ago
  • $120k - $220k

    E-Space is looking for an experienced Physical Design Engineer to lead complex ASIC and SoC designs. With a focus on innovative satellite technology, you'll work with cutting-edge tools like Cadence Innovus. The role requires a minimum of 8 years of experience in physical... 
    Senior

    E-Space

    Saratoga, CA
    4 days ago
  • NVIDIA Gruppe is looking for a skilled physical designer to handle the design and implementation of GPUs and other ASICs targeted at diverse markets such as desktop and mobile. Ideal candidates will possess at least 5 years of experience in VLSI design implementation, with... 
    Senior

    NVIDIA Gruppe

    Santa Clara, CA
    4 days ago
  • $138k - $198k

     ...degree in Electrical Engineering, Computer...  ...Experience with SOC implementation standards...  ...Understanding of digital design fundamentals,...  ...developing custom silicon solutions that power...  ...of complex ASIC designs, as this is...  ...functional teams (i.e. Physical Design,... 
    Full time
    Worldwide

    Google Inc.

    Sunnyvale, CA
    2 days ago
  •  ...microarchitectural design and RTL implementation of Adaptive SoC and FPGA configuration...  ...through production silicon across all phases:...  ..., verification, physical design integration,...  ...closely with test engineers to implement design...  ...background experiences in ASIC design. Knowledge... 

    Advanced Micro Devices

    San Jose, CA
    1 day ago
  • $128k - $312k

     ...Comprising brilliant engineers and visionaries, the team designs and develops...  ...By creating custom silicon and optimized architectures...  ...IP integration, SoC clocking and reset...  ...within our custom ASICs. This role is located...  ...verification, and physical design teams to define... 
    Hourly pay
    Full time
    Temporary work
    Flexible hours

    Tesla Motors, Inc.

    Palo Alto, CA
    4 days ago
  •  ...career. THE ROLE: Join AMD's Silicon Design team to design and develop...  ...products. As a Senior ASIC Design Engineer, you will own the complete...  ...candidate is a seasoned ASIC/SOC designer with proven expertise...  ..., timing closure, and physical design awareness. With multiple... 

    Advanced Micro Devices

    San Jose, CA
    4 days ago
  •  ...satisfy functional, physical and testing design requirements. Engage...  ...information to GPU, CPU and SOC verification team,...  ...end-to-end cycle of ASIC execution starting...  ...checks and all the way to Silicon bring‑up. Qualifications BS in Electrical Engineering or equivalent... 
    Senior
    Work experience placement

    NVIDIA Gruppe

    Santa Clara, CA
    4 days ago
  • $116k - $189.75k

    What You'll Be Doing: Drive Physical Design and timing analysis and closure...  ...'s GPUs, CPUs, DPUs and SoCs at block level, cluster level...  ...higher in Electrical or Computer Engineering (or equivalent experience)....  ...in timing convergence for ASICs, CPUs, GPUs or Network... 

    NVIDIA Gruppe

    Santa Clara, CA
    4 days ago
  • $209k - $250k

     ....   As an Astera Labs Principal Physical Design Engineer (STA) you will play a crucial role in...  ...Astera Labs' portfolio of connectivity ASICs used in the world's leading cloud service...  ...supporting or developing complex SoC/silicon products for Server, Storage, and/or... 
    Full time
    Flexible hours

    Astera Labs

    San Jose, CA
    20 hours ago
  • $140k - $170k

    Credo is engineering the future of high-speed connectivity...  ...Cables (AECs) all designed for maximum performance...  ...of connectivity. From silicon architects to systems...  ...the Role As a Senior Physical Design Engineer, you will...  ...implementation for Credo SoC designs. This role... 
    Senior
    Local area

    Credo Semiconductor, Inc.

    San Jose, CA
    2 days ago
  •  ...career. THE ROLE You will contribute to the ASIC (chip) design for high-performance network chips: AINIC...  ...work closely with the architecture, IP design, Physical Design teams, and product engineers to achieve first pass silicon success. THE PERSON A successful candidate... 
    Senior
    Night shift

    Advanced Micro Devices

    Santa Clara, CA
    3 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Sr. SOC/ASIC Physical Design Engineer (Silicon Engineering). Be the first to apply!