Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Design Verification Engineer

Full-time

OpenAI

About the Team:

OpenAI’s Hardware organization develops AI-native silicon and system-level solutions for the unique demands of advanced AI workloads. Building on efforts like Jalapeño, the team is developing future generations of AI-native silicon and tightly integrated systems to power the next generation of frontier models. By co-designing chips, systems, tools, and methodologies, the team helps deliver faster, more efficient, and production-ready hardware for OpenAI’s supercomputing platform.

About the Role
OpenAI is developing custom silicon to power the next generation of frontier AI models. We’re looking for experienced Design Verification (DV) Engineers to ensure functional correctness and robust design for our cutting-edge ML accelerators. You will play a key role in verifying complex hardware systems—ranging from individual IP blocks to subsystems and full SoC—working closely with architecture, RTL, software, and systems teams to deliver reliable silicon at scale.

In this role you will:

  • Own the verification of one or more of: custom IP blocks, subsystems (compute, interconnect, memory, etc.), or full-chip SoC-level functionality.

  • Define verification plans based on architecture and microarchitecture specs.

  • Develop constrained-random, directed, and system-level testbenches using SystemVerilog/UVM or equivalent methodologies.

  • Build and maintain stimulus generators, checkers, monitors, and scoreboards to ensure high coverage and correctness.

  • Drive bug triage, root cause analysis, and work closely with design teams on resolution.

  • Contribute to regression infrastructure, coverage analysis, and closure for both block- and top-level environments.

You might thrive in this role if you have:

  • BS/MS in EE/CE/CS or equivalent with 3+ years of experience in hardware verification.

  • Proven success verifying complex IP or SoC designs in industry-standard flows

  • Proficient in SystemVerilog, UVM, and common simulation and debug tools (e.g., VCS, Questa, Verdi).

  • Strong knowledge of computer architecture concepts, memory and cache systems, coherency, interconnects, and/or ML compute primitives.

  • Familiarity with performance modeling, formal verification, or emulation is a plus.

  • Experience working in fast-paced, cross-disciplinary teams with a passion for building reliable hardware.

To comply with U.S. export control laws and regulations, candidates for this role may need to meet certain legal status requirements as provided in those laws and regulations.

About OpenAI

OpenAI is an AI research and deployment company dedicated to ensuring that general-purpose artificial intelligence benefits all of humanity. We push the boundaries of the capabilities of AI systems and seek to safely deploy them to the world through our products. AI is an extremely powerful tool that must be created with safety and human needs at its core, and to achieve our mission, we must encompass and value the many different perspectives, voices, and experiences that form the full spectrum of humanity. 

We are an equal opportunity employer, and we do not discriminate on the basis of race, religion, color, national origin, sex, sexual orientation, age, veteran status, disability, genetic information, or other applicable legally protected characteristic.

For additional information, please see OpenAI’s Affirmative Action and Equal Employment Opportunity Policy Statement .

Background checks for applicants will be administered in accordance with applicable law, and qualified applicants with arrest or conviction records will be considered for employment consistent with those laws, including the San Francisco Fair Chance Ordinance, the Los Angeles County Fair Chance Ordinance for Employers, and the California Fair Chance Act, for US-based candidates. For unincorporated Los Angeles County workers: we reasonably believe that criminal history may have a direct, adverse and negative relationship with the following job duties, potentially resulting in the withdrawal of a conditional offer of employment: protect computer hardware entrusted to you from theft, loss or damage; return all computer hardware in your possession (including the data contained therein) upon termination of employment or end of assignment; and maintain the confidentiality of proprietary, confidential, and non-public information. In addition, job duties require access to secure and protected information technology systems and related data security obligations.

To notify OpenAI that you believe this job posting is non-compliant, please submit a report through this form . No response will be provided to inquiries unrelated to job posting compliance.

We are committed to providing reasonable accommodations to applicants with disabilities, and requests can be made via this link .

At OpenAI, we believe artificial intelligence has the potential to help people solve immense global challenges, and we want the upside of AI to be widely shared. Join us in shaping the future of technology.

Vacancy posted 2 days ago
Similar jobs that could be interesting for youBased on the Design Verification Engineer in San Francisco, CA vacancy
  •  ...Chip Design and Verification Methodology Engineer San Francisco Bay Area, CA · Hybrid · Full-time We are looking for a Chip Design and Verification Methodology Engineer who develops innovative methodologies to design and verify chip designs with a massive boost... 
    Suggested
    Full time

    TenX Semi, Inc.

    San Francisco, CA
    23 minutes ago
  •  ...fast and is backed by top-tier investors. They're looking for verification engineers to help build best-in-class silicon for high-performance,...  ...both intermediate and sign-off, towards milestones including design freeze and tapeout Work from architecture and design specifications... 
    Suggested

    Platform Recruitment

    San Francisco, CA
    11 hours ago
  • $200k - $320k

     ...Design Verification Engineer - Mountain View, CA (Onsite) I'm currently hiring for an early-stage AI infrastructure startup building next-generation AI compute hardware from the silicon up. They're developing a brand-new AI-native compute platform designed to power... 
    Suggested
    Currently hiring

    Acceler8 Talent

    San Francisco, CA
    2 days ago
  •  ...ASIC Design and/or Verification Engineers (Sr. to Principal) Hybrid - Sunnyvale, CA Job Family Definition: Designs, analyzes, develops, modifies and evaluates components and hardware systems. Determines architecture and logic design, design verification through software... 
    Suggested
    Work experience placement

    Salt

    San Francisco, CA
    11 hours ago
  •  ...Design Verification Engineer – Internal IP You will lead verification efforts on internal IP blocks that power the company's compute architecture. Working closely with design engineers and systems teams, you'll define verification strategies, develop testbenches, write... 
    Suggested

    Amadeus Search

    San Francisco, CA
    2 days ago
  •  ...We are seeking experienced Senior Verification Engineers to join our rapidly expanding team, driving breakthrough innovations in cloud and...  ...from you. Responsibilities Collaborate closely with design teams to review and understand specifications, architectures... 

    Sintegra

    San Francisco, CA
    2 days ago
  • $150.4k - $277.6k

     ...on challenges that no one has solved yet and changing the game? We have an opportunity for an outstandingly hardworking design verification engineer! As a member of our wide-ranging group, you will have the rare and extraordinary opportunity to craft upcoming products... 
    Work experience placement
    Relocation

    Apple

    San Francisco, CA
    11 hours ago
  •  ...Experienced Design Verification Engineer to support functional and system-level verification of complex designs. This role requires a strong multi-level design verification background, with experience spanning C++ functional validation and SystemVerilog/UVM-based RTL... 
    Remote work

    Piepeople Consulting Inc.

    San Francisco, CA
    3 days ago
  •  ...Salt in Sunnyvale, CA seeks an experienced ASIC Design and/or Verification Engineer (Sr. to Principal) for a hybrid role. You will architect and verify modules for high-performance networking chips, write detailed specs, and implement RTL using Verilog/SystemVerilog. Collaborate... 

    Salt

    San Francisco, CA
    3 days ago
  •  ...on technical DV lead. In this role, the verification expert will be collaborating cross-functionally...  ...with a talented team of systems HW engineers and SW architects in developing cutting-...  ...plans and strategies based on design specifications and requirements to ensure... 

    SBT CO. LTD

    San Francisco, CA
    2 days ago
  •  ...systems to power the next generation of frontier models. By co-designing chips, systems, tools, and methodologies, the team helps...  ...frontier AI models. We’re looking for experienced Design Verification (DV) Engineers to ensure functional correctness and robust design for our... 
    Full time

    OpenAI

    San Francisco, CA
    5 days ago
  • $82.45k

     ...Amazon, our tech isn't just a tool, it's your playground. Our engineers work on scalable systems, cloud services, and customer-facing products...  ..., your application will be considered for all Industrial Design Engineer roles at all locations we hire for in the United States... 
    Full time
    Summer work
    Internship
    Monday to Friday
    Flexible hours

    Amazon

    San Francisco, CA
    1 day ago
  •  ...Formal Verification Engineer Acceler8 Talent is partnering with an early-stage AI hardware startup to hire a Formal Verification Engineer...  ...proof failures, identify root causes, and collaborate with RTL designers and architects to drive closure. Build and improve... 

    Acceler8

    San Francisco, CA
    40 minutes ago
  • $130k - $180k

     ...software that bring intelligence wherever it's needed and help shape the next generation of computing. We are looking for a Design Verification Engineer to join our newly formed verification team and own the functional verification of blocks and subsystems in our SoC,... 

    Efficient Computer

    San Francisco, CA
    2 days ago
  • $257k - $327k

     ...Design Engineer, Power Generation | OpenAI Careers Design Engineer, Power Generation Compute - San Francisco About the Team OpenAI, in close collaboration with our capital partners, is building the world's most advanced AI infrastructure ecosystem. The Industrial... 
    Permanent employment
    Temporary work
    Work at office
    Local area
    Relocation package
    Flexible hours

    OpenAI

    San Francisco, CA
    4 days ago
  •  ...Senior ASIC Verification Engineer – SystemVerilog / UVM / SoC Verification / AI Accelerators We are currently partnered with a well-funded, fast...  ...correctness and quality across complex multi-million-gate designs. Drive verification planning from architecture through to tape... 

    European Tech Recruit

    San Francisco, CA
    2 days ago
  • $184.7k - $324.8k

     ...Emulation Verification Engineer Imagine what you could at Apple, new ideas have a way of becoming extraordinary products, services, and customer...  ...highly visible role, you will be at the center of a chip design effort collaborating with all disciplines. Are you ready to... 
    Relocation

    Apple

    San Francisco, CA
    2 days ago
  •  ...Senior Digital Verification Engineer We're is looking for a digital verification engineer who is passionate about delivering differentiated low...  ...and maintain automated regressions. Ability to understand design specifications and map them to a test plan. Ability to implement... 

    Ethan Alexander Group

    San Francisco, CA
    1 day ago
  •  ...the standard sequence — architecture, microarchitecture, RTL, verification, layout, sign-off — but verification carries an unusual...  ...directly with the Digital Architect, Microarchitect, and RTL design engineers in a flat, matrixed organization. You will also be the engineer... 
    Work experience placement
    Local area
    Relocation package
    Night shift

    Snowcap Compute Inc.

    San Francisco, CA
    1 day ago
  •  ...OpenAI is seeking a Design Engineer, Power Generation in San Francisco to develop and integrate large-scale power-generation systems for AI infrastructure campuses. You will translate campus load, reliability, and operating requirements into practical generation architectures... 

    OpenAI, Inc.

    San Francisco, CA
    3 days ago
  •  ...Efficient Computer in San Francisco (also listed for Bay Area, Pittsburgh, PA and Austin, TX) seeks a senior RTL design engineer to own block level design, integration and sign-off for complex SoC components. You should bring strong Verilog or SystemVerilog, timing closure... 

    present of AI

    San Francisco, CA
    3 days ago
  • $160k - $245k

     ...intelligence wherever it's needed and help shape the next generation of computing. We are looking for an experienced Staff Design Verification Engineer to drive the functional verification of complex SoC/IP designs from specification through tapeout on a newly formed... 

    Efficient Computer

    San Francisco, CA
    3 days ago
  •  ...Industrial Design Engineer San Francisco · Onsite · Full-time About Bracket Bot We believe planet earth can thrive and be alive. Robots should manufacture goods, clean roadways, tidy our rooms, build more homes, cook healthy food, and lower the cost of living.... 
    Full time
    Local area

    Bracket Bot Inc.

    San Francisco, CA
    11 hours ago
  • $114.2k - $185k

     ...you an innovative leader that wants to lead the cross-functional design and deployment of innovative solutions into our world-class...  ...searching for an innovative and solutions-oriented Industrial Design Engineer (IDE) who is able to collaborate effectively with internal and... 
    For contractors
    Work at office
    Local area
    Relocation
    Relocation package
    Flexible hours

    Amazon

    San Francisco, CA
    3 days ago
  •  ...VC funding and rapid expansion underway, they're now looking to hire a Senior Thermal Engineer to help shape the next generation of high‑performance systems. What You’ll Do: Design and develop thermal solutions including heatsinks, cold plates, and liquid cooling systems... 
    Immediate start

    Acceler8 Talent

    San Francisco, CA
    2 days ago
  •  ...Apple Inc. is seeking a Thermal Engineer for the Mac system family in the San Francisco Bay Area. You will serve as the primary technical contributor to thermal design, focusing on numerical analysis during concept and prototyping phases to meet performance targets and... 

    Apple

    San Francisco, CA
    2 days ago
  • $110k - $150k

     ...vision into a reality. Position Description The Thermal Design Engineer, CFD will be part of Nitricity’s core product engineering...  ...at Nitricity, including meshing standards, solver settings, verification and validation workflows, and model version control. Work... 
    Local area

    Stanford Climate Ventures

    San Francisco, CA
    1 day ago
  • $140k - $200k

     ...infrastructure - building a safer and more efficient world. The Industrial Autonomy Team is seeking a senior reliability and verification engineer to design the test frameworks and validation strategies proving our products for autonomy and physical AI customers are safe and... 
    Work experience placement
    Local area

    Ouster

    San Francisco, CA
    1 hour ago
  •  ...Area, CA · Hybrid · Full-time We are looking for a Chip Design Engineer who works on strategic customer engagements, developing custom...  ...PPA goals. Collaborative Mindset : You work well with verification engineers, architects, and AI engineers. You communicate clearly... 
    Full time

    TenX Semi, Inc.

    San Francisco, CA
    1 hour ago
  •  ...smart, hardworking builders and scalers to join us on our journey to create a better future of work with AI. About the role Design engineers sit at the intersection of design and engineering. As a design engineer at WRITER, you'll own the Writer Design System (WDS) —... 
    Full time
    Work at office
    Local area
    Immediate start
    Flexible hours

    nice design jobs

    San Francisco, CA
    1 day ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Design Verification Engineer. Be the first to apply!