Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Design Engineer (Low Power)

$176.3k - $264.5k

Qualcomm

Company: Qualcomm Atheros, Inc. Job Area: Engineering Group, Engineering Group > ASICS Engineering General Summary: Qualcomm-Atheros, a.k.a. QCA is a wholly owned subsidiary of Qualcomm and a leading provider of wireless technologies for the mobile, networking, computing and consumer electronics markets. As a key member of a fast paced Integrated Wireless Technology team you will be working on WiFi (802.11x) technology, SOC Design, Low Power micro-architecture, Power Intent/Implementation, power estimates and power reduction techniques. The candidate will be responsible to develop technical specifications from Architectural and systems requirements and deliver detailed low power micro-architecture and design. Also work closely with verification team to develop verification plans and actively participate in debug phase. The candidate will work hands-on and own their design through the full ASIC development process from specification, RTL implementation, verification, synthesis, timing closure, emulation and post silicon bring up. The candidate is also responsible for the silicon power measurements, Si debug and power correlation. The candidate will also be responsible for the full chip debug design using ARM IPs. Experience in SoC low power micro-architecture, low power design and methodology, Power Intent/Implementation, power estimates, power analysis tools and power reduction techniques is a must. Experience in ARM IP based full chip debug is preferred. 7+ years of working experience in ASIC Design 2+ years of Experience in low power micro-architecture, Design, Power Intent/Implementation, power optimization and power estimation Experience in silicon bring up and debug is a must Required experience on SoC micro architecture, multi-domain clocking, AMBA bus protocols such as AHB and APB. AXI is preferred Experience in ARM IP based full chip debug is preferred Experience in PCIE/USB peripherals is preferred Experience in CPU sub system-based design is preferred Experience in low power design from project start to volume chip production for at least one product cycle is preferred Minimum Qualifications: Bachelor's degree in Science, Engineering, or related field and 6+ years of ASIC design, verification, validation, integration, or related work experience. Master's degree in Science, Engineering, or related field and 5+ years of ASIC design, verification, validation, integration, or related work experience. PhD in Science, Engineering, or related field and 4+ years of ASIC design, verification, validation, integration, or related work experience. Qualcomm is an equal opportunity employer. If you are an individual with a disability and need an accommodation during the application/hiring process, rest assured that Qualcomm is committed to providing an accessible process. You may e-mail View email address on click.appcast.io or call Qualcomm's toll-free number found here. Upon request, Qualcomm will provide reasonable accommodations to support individuals with disabilities to be able participate in the hiring process. Qualcomm is also committed to making our workplace accessible for individuals with disabilities. (Keep in mind that this email address is used to provide reasonable accommodations for individuals with disabilities. We will not respond here to requests for updates on applications or resume inquiries). To all Staffing and Recruiting Agencies Our Careers Site is only for individuals seeking a job at Qualcomm. Staffing and recruiting agencies and individuals being represented by an agency are not authorized to use this site or to submit profiles, applications or resumes, and any such submissions will be considered unsolicited. Qualcomm does not accept unsolicited resumes or applications from agencies. Please do not forward resumes to our jobs alias, Qualcomm employees or any other company location. Qualcomm is not responsible for any fees related to unsolicited resumes/applications. EEO Employer Qualcomm is an equal opportunity employer; all qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or any other protected classification. Qualcomm expects its employees to abide by all applicable policies and procedures, including but not limited to security and other requirements regarding protection of Company confidential information and other confidential and/or proprietary information, to the extent those requirements are permissible under applicable law. Pay range and Other Compensation & Benefits $176,300.00 - $264,500.00 The above pay scale reflects the broad, minimum to maximum, pay scale for this job code for the location for which it has been posted. Even more importantly, please note that salary is only one component of total compensation at Qualcomm. We also offer a competitive annual discretionary bonus program and opportunity for annual RSU grants (employees on sales-incentive plans are not eligible for our annual bonus). In addition, our highly competitive benefits package is designed to support your success at work, at home, and at play. Your recruiter will be happy to discuss all that Qualcomm has to offer – and you can review more details about our US benefits at this link. If you would like more information about this role, please contact Qualcomm Careers. #J-18808-Ljbffr Qualcomm

Vacancy posted 3 days ago
Similar jobs that could be interesting for youBased on the Design Engineer (Low Power) in Santa Clara, CA vacancy
  • A leading mixed-signal IP company in Sunnyvale seeks a CMOS Mixed-Signal Circuit Design Engineer. This role involves designing advanced low-power and high-performance PLLs and PVT sensors. The ideal candidate will possess 1-2 years of experience in circuit design and a... 
    Suggested

    Analog Bits, Inc.

    Sunnyvale, CA
    3 days ago
  •  ...in Santa Clara, California is looking for an experienced ASIC Design Engineer to join their Integrated Wireless Technology team. As a key...  ...you will develop micro-architecture specifications and design low-power solutions within the full ASIC development cycle. Candidates... 
    Suggested

    Qualcomm

    Santa Clara, CA
    4 days ago
  • $184k - $274k

     ...one piece of hardware that we designed, developed, manufactured or...  ...top 3 non-X86 server providers engineering solutions for this generation...  ...experience firsthand the power of our people - people who share...  ...and simulate high-current and low-noise power delivery circuits... 
    Suggested
    Night shift

    Celestica

    San Jose, CA
    2 days ago
  • $182k - $319k

     ...one piece of hardware that we designed, developed, manufactured or...  ...top 3 non-X86 server providers engineering solutions for this generation...  ...experience firsthand the power of our people - people who share...  ...mitigationsExperience with high power, low noise, efficient, high... 
    Suggested
    Local area

    Celestica

    San Jose, CA
    1 day ago
  • $168k - $264.5k

     ...now looking for a highly motivated and self-starting Senior Circuit Design Engineer to join our dynamic and growing team. If you are interested in a challenging and exciting role to improve the power delivery of our designs, loves to collaborate and find solutions to hard... 
    Suggested
    Full time

    Nvidia

    Santa Clara, CA
    1 day ago
  • $168k - $264.5k

     ...modern AI, positioning NVIDIA as a leader in this next wave of computing.We are now looking for a motivated Senior Circuit Design Engineer in Power Modeling and Simulation to join our dynamic and growing Circuits Solutions Group. If you are looking for a significant and... 
    Full time

    Nvidia

    Santa Clara, CA
    10 hours ago
  • $168k - $264.5k

    We are now looking for a motivated Senior Circuit Design Engineer to join our dynamic and growing Power Circuits Solutions Group. If you are looking for a challenging and exciting role in improving the power delivery of our designs and if you are a self-starter and highly... 
    Full time

    Nvidia

    Santa Clara, CA
    10 hours ago
  • RFIC Design Engineer w/Power AmplifierCandidate will be part of a multi-discipline team developing PA, RF switches and front-end modules for the high volume and fast paced cellular handset market. Candidates will have opportunities to participate in all phase of the product... 

    MoTek Technologies

    San Jose, CA
    10 hours ago
  •  ...Inc. is seeking a senior role focused on static timing analysis, synthesis, and low‑power implementation for complex WiFi SoCs. The position requires hands‑on experience with PrimeTime, Design Compiler, Genus, and multi‑corner/multi‑mode timing closure, working with RTL,... 

    Qualcomm

    Santa Clara, CA
    2 days ago
  • Qualcomm Technologies, Inc. is seeking a senior PMIC design engineer in Santa Clara, CA to lead architecture, design, verification, and documentation of mixed-signal PMIC blocks for compute, data center, automotive, and industrial applications. You will work with Cadence... 

    Qualcomm

    Santa Clara, CA
    3 days ago
  • AMD, Inc. in Santa Clara, CA, is hiring SMTS Silicon Design Engineer to research, design, develop, and test ASIC components and systems. You...  ...ASIC projects. Collaborate with cross-functional teams, optimize power and timing, and drive significant technical challenges from... 

    AMD

    Santa Clara, CA
    1 day ago
  • $205.74k - $251.46k

     ...every market segment of chip design, including artificial intelligence...  ...is looking for hardware engineers who are passionate about designing...  ...of software development. As a Power-Management/Reset/Clock Micro-...  ...and APB. Experience with AMBA Low Power Protocol Interface, including... 
    Work experience placement
    Flexible hours

    SiFive, Inc.

    Santa Clara, CA
    4 days ago
  • $158.76k - $194.04k

     ...consumer markets. Job Description SiFive seeks a Power‑Management/Reset/Clock Micro‑Architect and RTL Design Engineer to design industry‑leading CPU and interconnect IP...  ...Protocols (AXI, AHB, APB). Experience with AMBA Low Power Protocol Interface (P‑channel, Q‑channel).... 
    Flexible hours

    SiFive, Inc.

    Santa Clara, CA
    3 days ago
  • Qualcomm Technologies, Inc. in Santa Clara, CA seeks an experienced IC Design Engineer to lead the definition, design, verification, and documentation of mixed-signal PMICs and high‑current power stage circuitry for compute, data center, automotive, and industrial applications... 

    Qualcomm

    Santa Clara, CA
    2 days ago
  • $163k - $236k

    Design, deploy, and carry out post-layout low power verification methodologies according to execution schedules and tape-out signoff criteria to ensure successful...  ...qualifications:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a... 
    Worldwide

    Google

    Sunnyvale, CA
    2 days ago
  • A global IT solutions provider is seeking candidates with a minimum of 5 years experience in RF plasma power provision systems and RF power systems for plasma deposition equipment. Ideal candidates should also have experience troubleshooting RF power circuits and be proficient... 

    Paradigminfotech

    Sunnyvale, CA
    3 days ago
  • $168k - $264.5k

    NVIDIA Silicon Co-Design Group is looking for a versatile engineer to help redefine how low-power silicon validation and system bring-up are developed for next-generation AI and accelerated computing platforms. Our team sits at the intersection of silicon architecture,... 
    Full time
    Worldwide

    Nvidia

    Santa Clara, CA
    4 days ago
  • $168k - $258.75k

    The Senior Datacenter Power Design and Modeling Engineer leads cross-functional execution and modeling for data-center power-delivery programs. This role owns rack-level architecture definition and involvement, end to end power modeling and simulation for advanced Datacenter... 
    Full time

    Nvidia

    Santa Clara, CA
    10 hours ago
  •  ...and beyond. Together, we advance your career. THE ROLE:  As a Power Engineer in Networking Technology & Solutions Group, you will be responsible...  ...efficiency. You will be responsible for the innovation and design of board-level DC-DC power conversion and input protection.... 

    AMD

    Santa Clara, CA
    2 days ago
  • $136k - $218.5k

    The SCG Architecture team is hiring a Senior Power Integrity Co-Design Engineer to architect and deliver di/dt mitigation across silicon, package, board, and platform. This role bridges architecture, silicon, and platform — translating product noise targets into shipped... 
    Full time
    Live in

    Nvidia

    Santa Clara, CA
    4 days ago
  • $150.98k - $218.62k

     ...billion in FY25, ADI ensures today's innovators stay Ahead of What's Possible. Learn more at and on LinkedIn and X.Staff Power Module Design Engineer in ADI µModule Group:(San Jose, CA, USA)Analog Devices is committed to investing in our people and their growth. Our... 
    Permanent employment
    Full time
    Work at office
    Day shift

    Analog Devices

    San Jose, CA
    3 days ago
  • Job Description: Design cost effective controller with high performance, low power and small area for cellular modem. This position will work with multi-nation teams...  ...Qualifications: - Master Degree in Electrical Engineering, Computer Science or Computer Engineering. - At... 
    Work experience placement

    Baidu

    Sunnyvale, CA
    1 day ago
  • $138k - $206k

     ...TogetherOur technology solutions power the tools you use every day--...  ...leader whose innovative designs are pushing the boundaries of...  ...with both hardware and software engineers to identify and address the unique...  ...constraint (SDC) development, low-power design (UPF/CPF), and... 
    Work at office
    Flexible hours
    Night shift

    Samsung Semiconductor

    San Jose, CA
    3 days ago
  •  ...Technology team is searching for a passionate and innovative RTL design engineer to develop high-performance, multi-protocol wireline...  ...adaptation loops, digital signal processing, clock-data-recoveryApply low power design techniques and perform PPA analysisVerify intended... 

    AMD

    San Jose, CA
    4 days ago
  • $141.91k - $269.1k

     ...Job Description: As a Mixed Signal Logic Design Engineer, you will play a pivotal role in shaping...  ...will drive Intel's success in achieving power, performance, and area goals, empowering...  ...team adoption and usageExperience with low-power design, power gating and multiple... 
    Full time
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    1 day ago
  • $136k - $218.5k

     ...intelligence.We are now looking for a motivated Senior ASIC Physical Design Engineer, Netlisting to join our dynamic and growing team. If you want...  ...doing:You will drive physical design of high-frequency and low-power CPUs, GPUs, SoCs at block level, cluster level, and/or full... 
    Full time
    Shift work

    Nvidia

    Santa Clara, CA
    1 day ago
  • $141.91k - $200.34k

     ...Description: The Role and ImpactAs a SoC Logic Design Engineer, you will play a pivotal role in...  ...designedOptimize logic designs to meet power, performance, area, and timing goals using...  ...VerilogExpertise in SoC integration, SoC clocking, and low-power design methodologiesExperience in... 
    Full time
    Local area
    Immediate start
    Worldwide
    Shift work
    Night shift

    Intel

    Santa Clara, CA
    4 days ago
  • $136k - $218.5k

    We are now looking for a Senior Logic Design Engineer!As a member of our CPU Logic Design Team, you will be responsible for the design of...  ...to day tasks include: writing readable high performance and low power RTL, Synthesis and Timing closure, and design documentation.Collaborate... 
    Full time

    Nvidia

    Santa Clara, CA
    3 days ago
  •  ...you to apply for this job.Job DescriptionThe Senior Emulation Design Engineer position is your opportunity to join one of the industry’s leading...  ...and validate high-speed (e.g., PCIe, Ethernet, USB) and low-speed (e.g., I2C, SPI, UART) interfacesConfigure host servers,... 

    Axiado Corporation

    San Jose, CA
    2 days ago
  •  ...be working on Architecting and Designing high-speed mixed-signal SerDes...  ...behavioral level.As a design engineer, you will prepare test methods...  ...reliable, more affordable and lower power, making it possible for...  ...Experience/SkillsFamiliarity with low power design... 
    Local area

    Texas Instruments

    Santa Clara, CA
    2 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Design Engineer (Low Power). Be the first to apply!