Technical Program Manager- ASIC/ SoC

Our Values

Be Fearless : Unmute yourself. Test boundaries and get proven right.

Remain Adaptable : Stay comfortable in a continuously changing world. If you're wrong, concede and move on.

Educate Your Ego : Selflessly collaborate towards our shared purpose.

About the role:
Bolt Graphics is a semiconductor startup based in Sunnyvale, CA building the fastest and most efficient graphics processors. We pride ourselves on our first principles approach to solving problems. We are energized by our mission to reduce the barrier of entry for content creation and consumption. Our goal is to enable everyone to easily create, simulate and consume immersive experiences as vividly as they can imagine them.

We're looking foraproject managerwithSoC/ICexperience in the United States. The PM plans and overseeschip designand development, balancing long-term product goals with short-term velocity. Experience with managing complex projects is required. The PM will be required to come into the office and travel occasionally to other locations. The PM is comfortable working under pressure and closely with both highly technical and non-technical teams. This role is on-site andwill require the ideal candidate to be local to the Bay Area. On-site requirement is 3-4 days per week.

What you'll do:

Collaborate with engineering leaders (ASIC/SOC leads) to create project execution plans for ASIC/SOC development considering all criteria to design products the meet the power/performance and functional specs for all use conditions.

Work with ASIC, communication system, EE, and software teams to define ASIC bring-up readiness and test plans.

Collaborate with Architecture, hardware, software, firmware, packaging and PCB teams on ensuring cross-functional deliverables are identified and tracked.

Work with external IP, fabs, OSAT silicon services, and partners to complete the execution of projects in time.

Lead end-to-end execution of ASIC/SoC development programs from concept through production.

Build and manage integrated schedules across architecture, RTL, verification, DFT, physical design, packaging, post-silicon validation, qualification, and manufacturing ramp.

Drive cross-functional execution across ASIC design, DV, PD, CAD, firmware, board, package, test, reliability, supply chain, and manufacturing teams.

Manage ASIC projects from pre-sales, through design award to tape-out and production

Drive issue resolution during pre-silicon execution, tape out, bring-up, debug, qualification, and yield learning.

Support silicon planning across performance, power, area, cost, reliability, and manufacturability tradeoffs.

Qualifications:

BSEE or equivalent, 10years experience

10+ yearsdirectly relatedsemiconductor ASIC/Foundry industry experience.

7+ years' experience supporting ASIC customer's technical issues.

7 + years' experience in program and project management

SoC design and IC manufacturingexpertise

Experience handling large scale EDA infrastructure with various CPU/GPU architectures, coupled with an extensive understanding of the semiconductor design and manufacturing processes and associated EDA tools and flows

Good understanding offabprocesses, package technologies, IOs, IP,testetc.

Ability to handle multiple complex conflicting priorities

Experience coordinating complex product development across teams globally

Compensation Range:
$200,000–$250,000 per year (California). This range represents the anticipated base pay for this role; the final offer may vary based on qualifications, experience, and location.

Medical, Dental, & Vision - 100% covered premiums

Equity - Stock Options

401(k) match

Bolt is committed to building a diverse and inclusive environment in which we recognize and value each other's differences as well as fostering a culture that promotes its core values: Professionalism, Integrity, and Respect. As an equal opportunity employer, all qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, genetic information, national origin, age, disability, or status as a protected veteran.

J-18808-Ljbffr