Edge & Physical AI HW Product Manager/Director

Job Responsibilities:Define and maintain the multi-generational hardware roadmap across discrete NPUs (Ara series), i.MX-integrated NPU IP, and chiplet-based scale-out architecturesTranslate customer requirements and competitive intelligence into silicon product specifications including performance targets (TOPS, TOPS/W, TOPS/sq.mm), memory architecture, power, I/O, packaging, safety and process node decisionsDrive product definition through architecture review, design partitioning, and feature tradeoff decisions in close collaboration with silicon architects and engineering leadsOwn the business case for each hardware product — BOM cost, ASP, gross margin targets, volume projections, and NPV — and present investment recommendations to executive leadershipLead make-vs-buy-vs-IP-license assessments for new capabilities including MAC array architectures like in-memory compute, non-uniform memory subsystems, memory architectures and interconnect IP like UCIeDefine chiplet strategy for scale-out NPU configurations — including die partitioning, die-to-die interface selection, and multi-chip package requirements to support larger model inference workloadsPartner with the i.MX, S32 SoC, i.MCU, and RT product teams to define NPU IP integration requirements, including power domains, bus interfaces, memory bandwidth allocation, software-hardware co-design constraints, SoC bring-up, and debugging.Drive early access and customer sampling programs; gather validated product requirements from lead customers and feed them into architecture decisions before freezeOwn the competitive benchmarking framework — track competing NPU silicon from Qualcomm, Nvidia, RockChip, Hailo, Axelera, Ambarella, and others; define differentiation strategy on formfactors, performance, power, cost, safety, support and software ecosystemManage product lifecycle from definition through ramp, sustaining, and EOL — including customer transition plans across generationsRepresent the NPU hardware portfolio to NXP executive leadership, customers, partners, and at industry eventsCo-own SW development of dNPU, integrated and chiplet based designs w/ the SW product managerDevelop end-to-end system solutions and demonstration platforms for hardware and software developers at industry events and conferences.Job Qualifications:10+ years of product management or product strategy experience in semiconductor or silicon IP, with direct ownership of hardware product definition and roadmapHands-on experience defining silicon product specifications — performance targets, memory architecture, power envelopes, packaging, and process node decisionsStrong understanding of SoC and IP integration — experience defining IP for integration into a host processor or SoC is strongly preferredFamiliarity with chiplet architectures and multi-chip interconnect standards (UCIe, BoW, or equivalent) is a significant plusTrack record of driving design wins and customer adoption across multiple product generationsAbility to build and defend business cases including BOM cost, ASP, gross margin, and market sizingExperience with competitive analysis and differentiation strategy in a fast-moving semiconductor segmentStrong cross-functional leadership skills — ability to drive alignment across architecture, engineering, sales, marketing, and executive stakeholdersExcellent written and verbal communication skills; able to represent complex technical tradeoffs to both engineering teams and executive audiencesGood to have:Direct experience in AI/ML inference silicon — NPU, GPU, or inference accelerator product managementFamiliarity with inference workloads including CNNs, transformers, LLMs, and VLM variants deployed at the edgeExperience working with ODMs, OEMs, and contract manufacturers on board design, system integration, and productionBackground in industrial, automotive, or embedded edge marketsMBA or advanced degree in Electrical Engineering, Computer Engineering, or related disciplineMore information about NXP in the United States...NXP is an Equal Opportunity/Affirmative Action Employer regardless of age, color, national origin, race, religion, creed, gender, sex, sexual orientation, gender identity and/or expression, marital status, status as a disabled veteran and/or veteran of the Vietnam Era or any other characteristic protected by federal, state or local law. In addition, NXP will provide reasonable accommodations for otherwise qualified disabled individuals.#LI-6692SummaryLocation: Chandler (Office); Bangalore; San Diego (Innovation Dr); Hyderabad; Austin (Oakhill, Office); San Jose (Holger Way)Type: Full time