Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

ASIC Design Verification Engineering Leader

$214.1k - $309.8k

Cisco Systems

The application window is expected to close on: 10/20/2026Job posting may be removed earlier if the position is filled or if a sufficient number of applications are received.Meet the Team:Come join us and take part in shaping Cisco’s revolutionary solutions for data centers by designing some of the most complex chips being developed in the industry with the opportunity to get full exposure to all aspects of the systems and applications we build (Silicon, Hardware, Software, telemetry, security, etc). Our group offers a unique combination of a startup culture with the benefits of working for the leading networking company in the world!Your Impact:As an ASIC Design Verification Leader, you will play a pivotal role in driving Cisco’s next generation of revolutionary data center solutions. By architecting and building cutting-edge DV infrastructure from scratch across block, cluster, and top-level environments, you will ensure maximum functional coverage and elite quality for highly complex silicon. You will collaborate closely across design, emulation, and software teams—debugging critical firmware issues and taking charge during hands-on ASIC bring-up. Ultimately, your technical leadership will guarantee seamless integration and optimal performance for the hardware platforms powering tomorrow's cloud infrastructure.Minimum Qualifications:Typically: Bachelors + 12 years of related experience, or Masters + 8 years of related experience, or PhD + 5 years of related experiencePrior experience with Verilog, SystemVerilog, and UVM within the last 2-3 years.Prior experience with scripting languages (i.e Perl or Python) Prior experience with ASIC design and verification processes, debugging, methodology, and tools.Prior experience in verifying blocks/clusters or full chip level for ASIC.Preferred Qualifications:Experience with Linux, C/C++, and/or Python/Perl.Experience with Veloce/Palladium/Zebu/HAPS is a plusPost-silicon lab bring-up experience.Strong domain experience on one or more protocols – PCIe, Ethernet, RDMA, TCP, Fiber Channel (FC)Experience with Formal verification (iev/vc formal/Jasper Gold)Experience with AI agents (i.e Cursor, Codex, CoPilot, etc…)Lead verification for a complete SOC or ASIC is a plusExperience with Forwarding logic/Parsers/P4 is a plusWhy Cisco? At Cisco, we’re revolutionizing how data and infrastructure connect and protect organizations in the AI era – and beyond. We’ve been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds. These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint.Fueled by the depth and breadth of our technology, we experiment and create meaningful solutions. Add to that our worldwide network of doers and experts, and you’ll see that the opportunities to grow and build are limitless. We work as a team, collaborating with empathy to make really big things happen on a global scale. Because our solutions are everywhere, our impact is everywhere. We are Cisco, and our power starts with you. Message to applicants applying to work in the U.S. and/or Canada:The starting salary range posted for this position is $214,100.00 to $309,800.00 and reflects the projected salary range for new hires in this position in U.S. and/or Canada locations, not including incentive compensation*, equity, or benefits.Individual pay is determined by the candidate's hiring location, market conditions, job-related skillset, experience, qualifications, education, certifications, and/or training. The full salary range for certain locations is listed below. For locations not listed below, the recruiter can share more details about compensation for the role in your location during the hiring process.U.S. employees are offered benefits, subject to Cisco’s plan eligibility rules, which include medical, dental and vision insurance, a 401(k) plan with a Cisco matching contribution, paid parental leave, short and long-term disability coverage, and basic life insurance. Please see the Cisco careers site to discover more benefits and perks. Employees may be eligible to receive grants of Cisco restricted stock units, which vest following continued employment with Cisco for defined periods of time.U.S. employees are eligible for paid time away as described below, subject to Cisco’s policies:10 paid holidays per full calendar year, plus 1 floating holiday for non-exempt employees1 paid day off for employee’s birthday, paid year-end holiday shutdown, and 4 paid days off for personal wellness determined by CiscoNon-exempt employees** receive 16 days of paid vacation time per full calendar year, accrued at rate of 4.92 hours per pay period for full-time employeesExempt employees participate in Cisco’s flexible vacation time off program, which has no defined limit on how much vacation time eligible employees may use (subject to availability and some business limitations)80 hours of sick time off provided on hire date and each January 1st thereafter, and up to 80 hours of unused sick time carried forward from one calendar year to the nextAdditional paid time away may be requested to deal with critical or emergency issues for family membersOptional 10 paid days per full calendar year to volunteerFor non-sales roles, employees are also eligible to earn annual bonuses subject to Cisco’s policies.Employees on sales plans earn performance-based incentive pay on top of their base salary, which is split between quota and non-quota components, subject to the applicable Cisco plan. For quota-based incentive pay, Cisco typically pays as follows:.75% of incentive target for each 1% of revenue attainment up to 50% of quota;1.5% of incentive target for each 1% of attainment between 50% and 75%;1% of incentive target for each 1% of attainment between 75% and 100%; andOnce performance exceeds 100% attainment, incentive rates are at or above 1% for each 1% of attainment with no cap on incentive compensation.For non-quota-based sales performance elements such as strategic sales objectives, Cisco may pay 0% up to 125% of target. Cisco sales plans do not have a minimum threshold of performance for sales incentive compensation to be paid.The applicable full salary ranges for this position, by specific state, are listed below:New York City Metro Area:$214,100.00 - $356,300.00Non-Metro New York state & Washington state:$192,400.00 - $317,200.00* For quota-based sales roles on Cisco’s sales plan, the ranges provided in this posting include base pay and sales target incentive compensation combined.** Employees in Illinois, whether exempt or non-exempt, will participate in a unique time off program to meet local requirements.Job SummaryJob number: 2014835Date posted : 2026-08-04Profession: Product and EngineeringEmployment type: Full time

Vacancy posted 8 hours ago
Similar jobs that could be interesting for youBased on the ASIC Design Verification Engineering Leader in San Jose, CA vacancy
  • $183.8k - $263.6k

     ...help each other grow. Because full product development—from design to qualification to production—is within our team, we’re...  ...be in the Silicon One development organization as an ASIC design verification engineer in San Jose, CA. You collaborate closely with verification... 
    Suggested
    Full time
    Temporary work
    Work at office
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    5 days ago
  • $165k - $241.4k

     ...help each other grow. Because full product development—from design to qualification to production—is within our team, we’re able...  ...of the digital world.Your ImpactSet vision and strategy for ASIC verification methodology and execution across multiple programs and product... 
    Suggested
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    4 days ago
  • $106.4k - $172.15k

     ...solving, stronger relationships, and the kind of precision that drives great outcomes.Job SummaryYour Career As a Design Verification engineer on the ASIC team, you will ensure that the ASICs in our groundbreaking next-generation firewall products meet or exceed industry... 
    Suggested
    Full time
    Casual work
    Work at office

    Palo Alto Networks

    Santa Clara, CA
    5 days ago
  • $165k - $241.4k

     ...Routing, and Wireless products. We design networking hardware for...  ...testing some of the most advanced ASICs in the industry.Your ImpactParticipate in the ASIC design verification for Cisco high-end switching...  .../computer science/computer engineering/related degree and 7+ years... 
    Suggested
    Full time
    Temporary work
    Local area
    Worldwide
    Flexible hours

    CISCO Systems

    San Jose, CA
    11 hours ago
  • $136k - $218.5k

    NVIDIA is seeking a hardworking Senior ASIC Design Verification Engineer to help drive sign-off strategies for world's leading GPUs and SoCs. This position offers you an outstanding opportunity to influence performance of the next generation GPU and SoC, allowing you to... 
    Suggested
    Full time
    Work experience placement
    Remote work

    Nvidia

    Santa Clara, CA
    2 days ago
  • $180k - $230k

     ...with world class talent. We are looking for talented engineers and leaders who have an entrepreneurial spirit and want to drive their design from concept to silicon to their next car. Summary: As a Senior ASIC Verification Engineer, you will be responsible for all aspects... 
    Flexible hours

    Ethernovia

    San Jose, CA
    1 day ago
  • $138k - $198k

    Plan the verification of complex digital design blocks by fully understanding the design specification and interacting with design engineers to identify important verification scenarios.Create and enhance...  ...AI/ML-driven systems.As an ASIC Design Verification Engineer, you... 
    Worldwide

    Google

    Sunnyvale, CA
    1 day ago
  • $138k - $198k

    Plan the verification of complex digital design blocks by fully understanding the design specification and interacting with design engineers to identify important verification scenarios.Create a constrained...  ...RTL using SystemVerilog/UVM for ASICs.Preferred qualifications:Master's... 
    Worldwide

    Google

    Sunnyvale, CA
    3 days ago
  • $163k - $237k

     ..., and programmable IPs.Drive verification excellence by implementing sophisticated...  ...and coverage models designed to track, manage, and close...  ...and guide junior verification engineers on design verification (DV)...  ...and integration.As an Senior ASIC Design Verification Engineer,... 
    Worldwide

    Google

    Mountain View, CA
    1 day ago
  • $143.8k - $230k

     ...you already have a Candidate Account, please Sign-In before you apply. Job Description: Design Verification Engineer Broadcom's ASIC Products Division (APD), a worldwide leader in the design of complex custom ASICs and embedded IP, is looking for an experienced verification... 
    Full time
    Local area
    Worldwide

    Broadcom

    San Jose, CA
    2 days ago
  • $164.47k - $311.89k

     ...Details:Job Description: About the RoleIntel is seeking a Senior Design Verification Engineer for the Silicon Chassis team. In this role, you will own...  ...Product Enablement (IP, tools, and methodologies), Custom ASIC (leveraging existing IP for custom silicon), and Foundry... 
    Full time
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    3 days ago
  • $141.91k - $200.34k

    Job Details:Job Description: Intel is seeking a Design Verification Engineer for the Silicon Chassis team. In this role, you will contribute to verification...  ...Product Enablement (IP, tools, and methodologies), Custom ASIC (leveraging existing IP for custom silicon), and Foundry... 
    Full time
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    3 days ago
  •  ...Microsoft Azure, and Oracle.THE PERSON:We are seeking a high‑impact Design Verification Engineer with strong technical depth, ownership, and the ability to drive verification closure on complex, high‑performance ASIC designs.The ideal candidate brings hands‑on verification... 

    AMD

    Santa Clara, CA
    5 days ago
  • $163k - $237k

     ...SystemC) using bit-exact and fixed-point verification methodologies.Verify the stability,...  ...Number Modeling (RNM) or SystemVerilog-AMS.Design, implement, and maintain scalable UVM-...  ...:Bachelor's degree in Electrical Engineering, Computer Engineering, or a related technical... 
    Worldwide

    Google

    Sunnyvale, CA
    3 days ago
  • $136k - $218.5k

    NVIDIA is seeking an outstanding Senior ASIC Verification Engineer to verify the design and implementation of the world’s leading SoC's and GPU's. This position offers the opportunity to have a real impact in a dynamic, technology-focused company impacting product lines... 
    Full time

    Nvidia

    Santa Clara, CA
    3 days ago
  • $101k - $162k

     ...before you apply.Job Description:ASIC Verification EngineerHigh Speed...  ...) GroupBroadcom is a global leader and innovator in semiconductor...  ...experience to join our top notch engineering team. Here you will utilize...  ..., microarchitecture and design specification.• Develop advanced... 
    Full time
    Local area

    Broadcom

    San Jose, CA
    3 days ago
  • $136k - $218.5k

    NVIDIA is seeking best-in-class ASIC Verification Engineers to verify the world’s leading GPUs. In this role, you will be doing unit level verification...  ...across many NVIDIA teams from software, to architecture, design, methodology, and more. The GPU is used in applications... 
    Full time
    Shift work

    Nvidia

    Santa Clara, CA
    3 days ago
  • $150k - $250k

    Job Title: Senior ASIC Verification EngineerJob Location: Santa Clara, CA or Boston, MACompensation...  ...skilled Senior ASIC Verification Engineer to join our dynamic team. This role is...  ...modern data centers and applications to design memory acceleration.Key ResponsibilitiesDevelop... 

    CyberCoders

    Santa Clara, CA
    5 days ago
  •  ...evolved into a recognized leader in the convergence of...  ...takes more than great engineering—it takes a team of...  ...for RTL SoC/Subsystem verification of ARM based SoCs, and...  ...definition Micro-architecture design verification, RTL...  ...various stages of ASIC development.Qualifications... 

    Axiado Corporation

    San Jose, CA
    5 days ago
  • $136k - $218.5k

    We are now looking for a Senior ASIC Verification Engineer for our Coherent High Speed Interconnect team! For two decades, we have pioneered visual...  ...grown to encompass video games, movie production, product design, medical diagnosis, and scientific research.Today, we stand... 
    Full time

    Nvidia

    Santa Clara, CA
    4 days ago
  •  ...3 days per week.The role:Senior Staff Design Verification Engineer What you will do:We want to build a company...  ...themselves and become a future leader in an industry that will have a huge influence...  ...such as UVM/OVM etc. Hands on ASIC-SoC Design verification tests and debug... 
    3 days per week

    d-Matrix

    Santa Clara, CA
    3 days ago
  • $134.39k - $201.3k

     ...sharing reusable components, verification environments, and knowledge across...  ...As part of the COE, you will design, verify, and deliver IP...  ...master’s degree in electrical engineering, Computer Engineering, or related...  ...5-10 years of experience in ASIC/SoC verificationStrong... 
    Permanent employment
    Internship
    Work from home
    Shift work

    Marvell

    Santa Clara, CA
    4 days ago
  •  ...seeking a highly motivated and skilled FPGA Verification Engineer to join our dynamic team, working on...  ...for the verification of complex FPGA designs, ensuring their functionality, performance...  ...Skills Strong understanding of FPGA, ASIC, RTL design principles and... 
    Contract work

    CirrusLabs

    Santa Clara, CA
    1 day ago
  • $80 - $90 per hour

     ...Solutions We are looking for an adaptive, self-motivative Design Verification Engineer to join our growing team. As a key contributor, you will be...  ..., and modern verification libraries like UVM • 10+years of ASIC design verification experience • Experience / Background with... 
    16 hours
    Contract work

    Infotree Global Solutions

    Santa Clara, CA
    2 days ago
  • $97.7k - $182.62k

     ...the job poster from Capgemini Engineering About the Job You're...  ...forward-thinking team as a Design Verification Engineer, contributing to the...  ...Capgemini Engineering World leader in engineering and R&D services...  ...00-$260,000.00 6 months ago ASIC Design Verification Engineer... 
    16 hours
    Full time
    Local area

    Capgemini Engineering

    Santa Clara, CA
    1 day ago
  •  ...Position: Design Verification Engineer (eInfochips Inc) Job Description: WhatYou'llBeDoing: Strong SV/UVM expertise AXI/NOC/Ethernet/PCIe/UCIe Switch...  ...Responsible for architecting Verification Environment for ASIC SoC and providing verification support from defining... 
    Hourly pay
    Full time
    Temporary work
    Work experience placement
    Night shift

    Arrow ECS

    San Jose, CA
    3 days ago
  • $209k - $230k

     ...looking for a Principal Emulation Engineer with hands-on experience verifying protocols on complex ASICs and experience with or interest...  ...creating environments to enable verification teams to stress test ASICs, as well as debugging design, environment, transactor, and... 
    Immediate start
    Relocation
    Flexible hours

    Astera Labs

    San Jose, CA
    3 days ago
  •  ...Experience with Verilog, System Verilog, and modern verification libraries like UVM 10+ years of ASIC design verification experience Experience / Background...  ...TCL is a plus Collaborate with architects, hardware engineers, and firmware engineers to understand the new... 

    Infobahn Softworld

    Santa Clara, CA
    3 days ago
  •  ...A technology company in Santa Clara is seeking an adaptive Design Verification Engineer to improve ASIC design verification processes. The ideal candidate has over 10 years of experience and expertise in C/C++, Verilog, and modern verification libraries. Responsibilities... 
    Contract work

    Infobahn Softworld

    Santa Clara, CA
    3 days ago
  • $180k - $230k

     ...with world class talent. We are looking for talented engineers and leaders who have an entrepreneurial spirit and want to drive their design from concept to silicon to their next car. Summary: As a Senior ASIC Verification Engineer, you will be responsible for all aspects... 
    Flexible hours

    Ethernovia

    San Jose, CA
    3 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to ASIC Design Verification Engineering Leader. Be the first to apply!