FPGA Engineer

Job Description

Position: FPGA Engineer

\n

Location: Redmond,WA

\n

Duration: 9 Months

\n

Job Type: Temporary Assignment

\n

Work Type: Onsite

\n

Shift Timings: Evening shifts starting at 6 PM with 8-9 hour shifts

\n

Note:Candidates must be ready for on-call rotation within 4 weeks of onboarding

\n

Pay Rate: $75.29-$75.29/HR

\n

Overview:

\n

\n

TekWissen is a global workforce management provider headquartered in Ann Arbor, Michigan that offers strategic talent solutions to our clients worldwide. Our client is a global technology leader that is transforming the way people shop, consume content, and interact with digital services. With a strong presence across ecommerce, cloud computing, digital streaming, and artificial intelligence, the company is known for its customercentric approach, innovationdriven culture, and largescale global impact. It continues to invest in building products and services that improve everyday life while supporting businesses, communities, and economies worldwide

\n

\n

Job Description:

\n

\n

Key Job Responsibilities:

\n

\n
• Bring up the AMD Versal SoC on our custom board, using the EVK as the reference design
\n
• Develop the BSP and drivers for Versal PS subsystems (APU and RPU)
\n
• Validate PL integration and peripherals, including IP instantiation, configuration, and AXI interfaces
\n
• Work with AMD and Xilinx on Versal platform tools (Vivado, Vitis, Yocto, and EDF)
\n
• Migrate Vivado toolchain from v2024.2 to v2026.1/v2026.2
\n

\n

Required Qualifications:

\n

\n
• 3+ years of experience in embedded software development
\n
• Experience with hands-on Versal bring-up
\n
• Experience with Yocto and the AMD/Xilinx SDK toolchain
\n
• Experience with C/C++ and Python or Rust
\n
• Experience with hardware and software debugging
\n
• Detailed understanding of the Versal boot architecture
\n

\n

Purpose of the Team and key projects:

\n

\n
• The position supports Kuiper's Gen 2 satellite development, specifically working on architecture changes for hardware modules.
\n

\n

Top 3 Must Have Hard Skills:

\n

\n
• The position requires 3+ years of embedded software development experience with hands-on vessel bring-up expertise.
\n
• Essential technical skills include experience with Yocto and AMD/Xilinx SDK tool chain, proficiency in C/C++ (Python or Rust as additional languages), and hardware/software debugging capabilities.
\n
• Candidates should have detailed understanding of vessel boot architecture, though some flexibility exists on this requirement.
\n

\n

Nice to haves:

\n

\n
• Candidates can come from various industries including space, defense, or any devices industry, as the required SOC expertise spans multiple sectors beyond aerospac
\n
• Leadership Principles
\n

\n

Leadership Principles:

\n

\n
• Bias for Action, Frugality, Earn Trust, Dive Deep, Have Backbone; Disagree and Commit, Deliver Results.
\n

\n

TekWissen® Group is an equal opportunity employer supporting workforce diversity.