Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

IP Logic Design Engineer

$105.44k - $164.8k

Solidigm Inc.

  • Compensation: USD 105,440 - USD 164,800 - yearly
Company Description

Join a multibillion-dollar global company that brings together amazing technology, people, and operational scale to become a powerhouse in the memory industry. Headquartered in Rancho Cordova, California, Solidigm combines elements of an established, successful technology company with the spirit, agility, and entrepreneurial mindset of a start-up. In addition to the U.S. headquarters and other facilities in the U.S., the company has international presence in Asia, Europe, and the Americas. Solidigm will continue to lead the world in innovating new Memory technologies with aspirations to be the #1 NAND memory company in the world. At Solidigm, we view problems as opportunities to define innovative solutions that hold the power to change the world and unleash the potential technological needs that the future holds. At Solidigm, we are One Team that fosters a diverse, equitable, and inclusive culture that embraces individual uniqueness and empowers us to bring our best selves to deliver excellence in support of Solidigm's vision and mission to be the go-to partner for optimized data storage solutions. You can be part of the takeoff of an innovative business that develops cutting-edge products, delivers strong business value for customers, provides an engaging workplace for its employees, and serves a greater impact on the world. This is a golden opportunity for the right applicant to join us and help design, build, and lead Solidigm. We want a diverse team of dedicated professionals who will not just be Solidigm team members but contribute to how we shape the future of the organization. We are seeking applicants who will grow and thrive in our culture; be customer inspired, trusting, innovative, team-oriented, inclusive, results driven, collaborative, passionate, and flexible.

Job Description

Join Solidigm’s visionary Design Engineering Team as a 3D NAND IP Logic Design Engineer and help shape the future of memory technology.

Job responsibilities include, but not limited to:

  • Architect, design, and verify logic and circuit blocksfor 3D NAND flash memory components
  • Define micro-architecture specifications, implement RTL in SystemVerilog, generate synthesis netlists with appropriate constraints, perform static timing analysis, resolve violations, implement ECOs, and drive design sign-off
  • Develop and optimize microcode-based 3D NAND algorithms(read, program, erase, power-on) using proprietary instruction sets and compilers
  • Contribute to next-gen 3D NAND architecture and pathfindingto improve density, die-size, performance, power, and cost
  • Collaborate with pre-silicon verification teamsto build unit-level test benches, implement SystemVerilog Assertions (SVAs), run full-chip RTL and gate-level simulation (GLS) regressions, and ensure functional and code coverage for various read-window-budget and customer features
  • Review pre-silicon analog and mixed signal (AMS) simulationsand post-silicon microprobe waveforms to conduct power & performance modeling and ensure the functionality of various digital & analog blocks
  • Partner with product engineering and technology development teamsto define Read-Window-Budget (RWB)features and develop Design for Testability (DFT)methods that reduce test time and cost while improving quality
  • Support post-silicon debugand failure analysis across multiple configurations
Qualifications
  • MS in electrical or computer engineering with 7+ years of experience, or BS with 9+ years of experience
  • Proven expertise in Verilog and SystemVerilog, with deep understanding of ASIC design flow: RTL design, logic synthesis, STA, ECO
  • Experience with lint tools, CDC/RDC analysis, and timing constraints
  • Strong background in design verification toolsand automation scripting
  • Prior experience in 3D NAND Flash Memory logic designisa plus
  • Ability to work independently across pre- and post-silicon debug cycles
Additional Information

The compensation range for this role is $105,440 - $164,800. Actual compensation is influenced by a variety of factors including but not limited to skills, experience, qualifications, and geographic location.

By clicking the link above or any third-party link within this posting, you are leaving this site and going to a third-party website where the third-party website's terms and privacy policy apply

#J-18808-Ljbffr
Vacancy posted 2 days ago
Similar jobs that could be interesting for youBased on the IP Logic Design Engineer in Rancho Cordova, CA vacancy
  • $105.65k - $200.34k

     ...Job Description: About the RoleJoin our Logic Design and Validation group within the Design Technology...  ...SoC architectures, collaborating with IP providers to validate IPs at the system...  ...A: Master's degree in Electrical Engineering, Computer Engineering, or a STEM-related... 
    Suggested
    Full time
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Folsom, CA
    7 days ago
  • $105.65k - $200.34k

    Job Details:Job Description: As a GPU Logic Design Engineer, you will play a vital role in developing cutting-edge graphics IPs required for next-generation GPU designs. By leveraging your expertise in logic design and RTL coding, you will contribute to the creation of... 
    Suggested
    Full time
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Folsom, CA
    6 days ago
  •  ...Intel Corporation in California, Folsom seeks a Principal Engineer to lead GPU logic design and RTL development for graphics IP blocks. You will define architecture, optimize RTL for power and performance, and guide verification across teams. You will mentor future leaders... 
    Suggested

    Intel

    Folsom, CA
    3 days ago
  • $141.91k - $269.1k

     ...functional verification of graphics logic components, including 3D...  ...media, and display, to ensure design will meet specification requirements...  ...scalable and reusable IP verification plans, test benches...  ...degree in electronics, computer engineering, or related engineering with 5... 
    Suggested
    Full time
    Local area
    Immediate start
    Shift work

    Intel

    Folsom, CA
    6 days ago
  • $146k - $297k

     ...communicate and advance faster than ever.As a SoC Design Engineer, you will be part of the Heterogeneous...  ...integration of next‑generation HBM SoC logic die. You will work closely with...  ...technical role passionate about RTL build, IP integration, debugging, and pre/post-... 
    Suggested
    Full time
    Local area
    Immediate start
    Night shift

    Micron

    Folsom, CA
    4 days ago
  •  ...seeks an experienced verification engineer to perform functional verification of graphics logic components, including 3D graphics...  .... You will define scalable IP verification plans and test benches...  ...execute system simulations to verify design accuracy, analyze power and... 

    Intel

    Folsom, CA
    4 days ago
  • $156.4k - $253k

     ...and help deliver the digital logic that powers our next‑generation...  ...platforms. You will own module design from specification through...  ...verification and physical‑design engineers to hit aggressive performance,...  ...integrating, and configuring complex IP blocks for high‑speed... 
    Full time
    Work at office

    Jobs Paloaltonetworks

    Sacramento, CA
    4 days ago
  • $164.47k - $311.89k

     .... We work every single day to design and manufacture silicon products...  ...accelerators. If you are an engineer with strong technical and communication...  ....Key Responsibilities:Develop logic design, RTL coding, and...  ...targets. Collaborate with IP providers to integrate and validate... 
    Full time
    Internship
    Local area
    Immediate start
    Worldwide
    Shift work

    Intel

    Folsom, CA
    4 days ago
  • $150.4k - $277.6k

     ...Apple products!Apple’s Silicon Engineering Group (SEG) is hiring...  ...for CPU block-level physical design. Description As a CPU Physical...  ...GDS design convergence through logic synthesis and place-and-route...  ...Will work closely with custom IP teams to define and co-optimize... 
    Relocation

    Apple Inc.

    Sacramento, CA
    1 day ago
  • $186k - $407k

     ...faster than ever.Principal ASIC Design EngineerAbout the RoleAt Micron,...  ...execute.As the Principal ASIC Design Engineer, you will be the primary digital...  ...of all digital soft IP blocks — CSR/register file, clocking control logic, management bus interfaces, and control... 
    Full time
    For contractors
    Local area
    Immediate start

    Micron

    Folsom, CA
    6 days ago
  • $168k - $264.5k

     ...looking for a motivated Senior Circuit Design Engineer to join our dynamic and growing team. If...  ...digital and/or mixed-signal analog circuit IPs for voltage and noise sensing using...  ...ADC design is a plus Experience with RTL, logic synthesis and verification, knowledge of... 

    NVIDIA Corporation

    Sacramento, CA
    4 days ago
  • Solidigm, headquartered in Rancho Cordova, CA, is seeking an ASIC development engineer to join a fast-paced team delivering new SoCs for Solidigm SSDs. You will perform logic design, verification, and implementation across the design flow, collaborating with cross-functional... 

    Solidigm Inc.

    Rancho Cordova, CA
    2 days ago
  • $122.44k - $232.19k

     ...seeking experienced pre-silicon verification engineers who are passionate about driving...  ...implementation. Working closely with architecture, design, and software teams, you will help drive...  ...• Integrating VIPs and coordinating with IP teams to ensure protocol requirements are... 
    Full time
    Local area
    Immediate start
    Shift work

    Intel

    Folsom, CA
    4 days ago
  •  ..., air and water quality environmental monitoring, electronics design and development, oceanographic research, deepwater oil and gas...  ...experienced RF leader ready to drive design excellence and mentor engineering teams, this role is for you.What you’ll doLead and manage RF... 
    Minimum wage
    Full time
    Work experience placement
    Work at office
    Local area
    Worldwide
    Flexible hours

    Teledyne AnaFocus

    Rancho Cordova, CA
    7 days ago
  • $156.4k - $253k

     ...Summary About the RoleJoin our FPGA engineering team and help deliver high‑performance digital logic, CPLD/CFPGA modules, and...  ...generation firewalls. You will own FPGA design from architecture and...  ...structures, and integrate complex IP blocks (PCIe, Ethernet, QDMA, DDR... 
    Full time
    Work at office

    Jobs Paloaltonetworks

    Sacramento, CA
    2 days ago
  • Palo Alto Networks, Inc. is seeking an experienced FPGA engineer to own digital logic design for high-performance firewalls. You will lead architecture...  ...Quartus, and Synopsys, prototype on FPGA platforms, and drive IP integration (PCIe, Ethernet, memory controllers). #J-188... 

    Palo Alto Networks, Inc.

    Sacramento, CA
    3 days ago
  • Intel Corporation seeks an experienced verification engineer to perform functional verification of graphics components...  ...including 3D graphics, media, and display, ensuring designs meet specs. You will define scalable IP verification plans, test benches, and architecture to... 

    Intel Corporation

    Folsom, CA
    4 days ago
  • $150k - $308k

     ...advance faster than ever.Job DescriptionWe are the HBM Design Architecture team within Micron’s HBM DRAM Engineering Group. We work at the intersection of design,...  ...PDK and Design EnablementEvaluate foundry PDKs and IP collateral.Support design teams by providing technology... 
    Full time
    Local area
    Immediate start
    Worldwide

    Micron

    Folsom, CA
    5 days ago
  • $174k - $352.5k

    Senior Principal ASIC Design EngineerThis role has been designed as ‘’Onsite’ with an expectation...  ...to shape both product capability and engineering methodology.Our culture is built on open...  ...systems. Determines architecture and logic design, design verification through... 
    Full time
    Work experience placement
    Work at office
    Local area
    Immediate start

    Hewlett Packard Enterprise

    Roseville, CA
    6 days ago
  •  ...graduate students for our Hardware, Electrical Validation & Product Engineering Internships in the United States. This evergreen posting...  ...interoperability investigations. Use lab equipment-oscilloscopes, logic analyzers, protocol analyzers, and automated test systems-to... 
    Internship

    Solidigm

    Rancho Cordova, CA
    4 days ago
  • $150.4k - $277.6k

    CPU Physical Design and Integration Engineer Santa Clara, California, United States Hardware Imagine what you could do here. At Apple, new ideas have...  ...technology bring up Drive custom layout integration and IPs for CPU Work with the Implementation/CAD teams during the... 
    Relocation

    Apple Inc.

    Sacramento, CA
    1 day ago
  • $105.65k - $149.15k

    Job Details:Job Description: The Role and ImpactAs a Circuit Design Engineer, you will play a pivotal role in designing and optimizing cutting-edge digital circuits for custom blocks such as SRAM, register files, memory compilers, and caches. In this role, you'll focus... 
    Full time
    Work experience placement
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Folsom, CA
    6 days ago
  • $132.29k - $161.69k

    Tracking Code3705Job DescriptionPosition Summary Watch your engineering designs come to life! As a Senior Design Engineer at Southland Industries, you'll experience the excitement of working on design-build and design-assist projects in healthcare, education, biotech, mission... 
    Work at office
    Immediate start
    Flexible hours

    Southland Industries

    Sacramento, CA
    8 days ago
  • $158.5k - $321k

    Sr. ASIC Design EngineerThis role has been designed as 'Hybrid' with a requirement that you will work on average 2 days per week from...  ...leadership skills by providing mentoring/guidance to new college-grad engineers and interns. Recommended skillsBachelor’s degree in Electrical... 
    Full time
    Work experience placement
    Work at office
    Local area
    Immediate start
    2 days per week

    Hewlett Packard Enterprise

    Roseville, CA
    8 days ago
  • $158.5k - $321k

     ...architecturespecificationthat meets the power/area requirements. You will implement the design using Verilog or System Verilog Write functional coverage/...  ...providingmentoring/guidance to new college-grad engineers andinterns. Recommended skills Bachelor’s degree in... 
    Work experience placement

    Hewlett Packard Enterprise

    Roseville, CA
    4 days ago
  •  ...IC Resources is partnering with a US-based startup to provide freelance IC design consultants. The role focuses on RTL design, CPU cluster and integration work, and high-speed interfaces (Ethernet, PCIe). AI tools will be used for code review and development. Onsite presence... 
    Freelance

    IC Resources

    Sacramento, CA
    3 days ago
  •  ...prospective partners. We are seeking a Principal Security Engineer to join at the earliest stage and ensure security is designed correctly from the start. This role provides...  ...across cloud infrastructure, application logic, and device/key ‑ management touchpoints early in... 
    Contract work
    Work at office
    Remote work
    Shift work

    Iridium

    Sacramento, CA
    4 days ago
  • $153k - $250k

     ...Overview We are seeking a highly skilled and motivated Analog & Mixed-Signal / 3DIC Design Flow Engineer to lead development of Integrated Voltage Regulator (IVR) flows for advanced 3DIC technologies. This role is critical to enabling efficient power delivery for AI... 
    Local area
    Worldwide

    TSMC - Taiwan Semiconductor Manufacturing Company Limited

    Sacramento, CA
    7 hours ago
  • $230.4k - $322.56k

     ...with TeraWave, a revolutionary satellite communications network designed to deliver symmetrical data speeds of up to 6 Tbps anywhere on...  ...critical operations worldwide. We are seeking an mmWave IC Design Engineer to drive the development of state-of-the-art RF/mmWave... 
    Permanent employment
    Temporary work
    Local area
    Immediate start
    Remote work
    Worldwide
    Relocation

    Blue Origin

    Sacramento, CA
    4 days ago
  • $168k - $264.5k

     ...someone that loves a challenge, come join this diverse team and help move the needle! We are looking for a senior engineer to be part of the mixed-signal design team building next generation NVLINK. This position offers the opportunity to have real impact in a dynamic,... 

    NVIDIA

    Sacramento, CA
    3 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to IP Logic Design Engineer. Be the first to apply!