Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Principal IC Package Design Engineer

$200k - $265k
Full-time

Ethernovia, Inc.

About Ethernovia, Inc.

Ethernovia is developing the future of Ethernet-based networks to realize the full potential of software-defined and autonomous vehicles, robotics and other intelligent machines. Founded in 2018, the company’s breakthrough data transport and acceleration technology is ushering in a new era of connectivity and capabilities in the vehicle and at the edge, including highly reliable autonomy, over-the-air servicing and AI-backed applications.

Ethernovia's co-founders are serial technology entrepreneurs with multiple prior successful ventures together. We are well-funded and backed by some of the worlds’ leading technology investors, having secured $154M ($90+M Series-B and $64M Series-A) in total funding to date:

  • Ethernovia Raises Over $90 Million Series B to Scale Leading-Edge Autonomy and Physical AI Networking Chips
  • Ethernovia Raises $64 Million to Accelerate the Revolution of Vehicle Networks | Business Wire
    • (financial backers include: Porsche SE, Qualcomm, AMD, Western Digital, Maverick Silicon, Socratic Partners, Conduit Capital, and CDIB-TEN Capital)

Ethernovia has been recognized in EE Times' prestigious list of the Top 100 Startups for 2025.

  • March 2026: Ethernovia Announces HSB-Enabled Networking Board for NVIDIA Holoscan Platforms
  • January 2024: Our CEO Ramin Shirani Named MotorTrend Software-Defined Vehicle Innovator Awards Winner (ethernovia.com)
  • September 2023: Continental and Ethernovia Announce Partnership to Develop Automotive Switch in 7nm - Ethernovia
  • Connected Car News: Helios, Continental, Ethernovia, Avanci, BMW, Mapbox, Porsche, SEMA, Honda, UltraSense, Flex Logix, Diodes Inc., Garmin, Toyota & Caruso | auto connected car news

With talented employees on 4 continents, we have filed 50+ patents to date.

Join Ethernovia’s team to make a lasting impact on the future of packet processor-centric networking solutions to support the real-time sensor, Physical AI, and control data demands of software-defined autonomy across vehicles, robots and intelligent machines. Come share in our success with pre-IPO shares, competitive compensation, and great benefits while growing your knowledge and career with world class talent. We are looking for talented engineers and leaders who have an entrepreneurial spirit and want to drive cutting edge designs from concept to silicon to the future of mobility.

Principal IC Package Design Engineer

Summary:

We are seeking a visionary and deeply technical Principal IC Package Design Engineer to lead the architecture, design, and execution of advanced packaging solutions for our next-generation Ethernet switches and PHYs . You will be responsible for the entire package lifecycle—from early-stage feasibility and architectural definition to detailed layout, signal/power integrity (SI/PI) co-design, thermal management, and mass production release.

This role requires a blend of deep technical expertise in advanced packaging technologies (e.g., Flip-Chip BGA , high-density substrates) and the leadership capability to collaborate across Silicon Design, Systems/PCB, Reliability, and external OSAT vendors.

Key Responsibilities

  • Package Architecture & Feasibility: Lead the definition of package concepts, substrate stack-ups, bump/ball maps, and pinouts to optimize for system cost, electrical performance, and thermal constraints.
  • Detailed Package Design: Execute complex, high-speed, multi-layer package layouts ( FCBGA, FCCSP , SiP) utilizing industry-standard EDA tools.
  • SI/PI & Thermal Co-Design: Partner closely with Signal/Power Integrity and Thermal engineers to ensure package designs meet stringent targets for high-speed SerDes (56G/112G+), power delivery networks (PDN), and thermal dissipation.
  • Substrate Design Integration: Define design rules and manage substrate layout, routing optimization, and manufacturing constraints (DFM/DFA).
  • OSAT & Vendor Management: Drive technical engagements with leading substrate suppliers and OSATs. Evaluate vendor capabilities, negotiate design rules, and resolve manufacturing/assembly issues during NPI (New Product Introduction) and production ramp.
  • Cross-Functional Collaboration: Act as the bridge between Silicon IC Design and System/PCB teams to ensure seamless chip-package-board co-design and optimization.
  • Technology Roadmap: Stay at the forefront of semiconductor packaging trends (e.g., advanced organic substrates, glass substrates, co-packaged optics) to influence Ethernovia’s long-term hardware roadmap.

Qualifications & Skills

Required Experience:

  • Education: B.S. in Electrical Engineering, Materials Science, Mechanical Engineering, or a related field.
  • 10+ years of direct experience in IC package design and architecture, ideally within high-speed networking, automotive electronics, or high-performance computing (HPC).

Technical Expertise:

  • Advanced Packaging: Proven track record of delivering high-volume, complex Flip-Chip BGA (FCBGA) , System-in-Package (SiP), and multi-chip module (MCM) designs.
  • EDA Tools: Expert proficiency in package design suites such as Cadence Allegro Package Designer (APD), SiP Layout, or Synopsys 3DIC Compiler.
  • Signal & Power Integrity Foundations: Strong understanding of electromagnetic theory, transmission lines, crosstalk, and PDN concepts. Familiarity with extraction tools (Ansys HFSS/Q3D, Cadence Clarity) is highly desirable.
  • Manufacturing Knowledge: Deep understanding of substrate fabrication processes, assembly line limits, and automotive-grade reliability standards (e.g., AEC-Q100 guidelines).

Leadership & Soft Skills:

  • Strong problem-solving abilities with a data-driven approach to architectural trade-offs (e.g., performance vs. cost vs. yield).
  • Excellent communication skills, with the ability to articulate complex packaging constraints to cross-functional executives and external partners.

What You Can Expect From Ethernovia:

  • Technology depth and breadth expansion that can’t be found in a large company
  • Opportunity to grow your career as the company grows
  • Pre IPO stock options
  • Cutting edge technology
  • World class team
  • Competitive base salary
  • Flexible hours
  • Medical, dental and vision insurance for employees

Salary Range:

  • The actual offered base salary for U.S. locations will vary depending on factors such as work location, individual qualifications, specializations, years of experience, skills, job-related knowledge, and internal equity. The annual salary range for this position is $200,000 - $265,000. The compensation package will also include incentive compensation in the form of pre-IPO ISO options, in addition to base salary and a full range of medical and other benefits.

* Principals Only (No Agencies)

#LI-Hybrid

Vacancy posted 1 day ago
Similar jobs that could be interesting for youBased on the Principal IC Package Design Engineer in San Jose, CA vacancy
  • $200k - $240k

     ...Principal Package Design Engineer Job Description Principal Package Design Engineer Location: Hybrid at main Renesas Electronics America locations...  ...). ~ Cross-Functional Collaboration: Work closely with IC design, product definers, substrate, board, thermal,... 
    Principal
    Remote work

    Renesas

    San Jose, CA
    1 day ago
  • $2,500 per month

     ...hardware for frontier intelligence. We co-design chips, racks, software, and...  ...top-tier investors and staffed by leading engineers, Etched is redefining the infrastructure...  ...history. Job Summary As a Substrate IC Package Layout Design Engineer you will be responsible... 
    Suggested
    Work at office
    Relocation package

    ETCHED LLC

    San Jose, CA
    2 days ago
  • $182.36k - $273.2k

     ..., and lead. Your Team, Your ImpactIn this role you’ll be a member of the Data Center Engineering business group. Our group owns the digital design of high performance mixed signal ICs used in high speed interconnects in hyperscaler data centers. These chips implement advanced... 
    Principal
    Permanent employment
    Full time
    Internship
    Work from home

    Marvell

    Santa Clara, CA
    18 hours ago
  • $200k - $260k

     ...Piper Companies is looking for a IC Package Design Engineer to join a cutting-edge start up onsite Monday through Friday near San Jose, CA. The ideal IC Package Design Engineer will lead the physical layout of advanced multi-die substrates that integrate multiple... 
    Suggested
    Monday to Friday

    Jobleads-US

    San Jose, CA
    3 days ago
  • $280k

    RTL IC Design Engineer (Senior, Staff or Principal)Compensation:For Senior - up to approx $280k total comp ($120-160k base, 20% bonus + RSUs)For Staff - up to approx $400k total comp ($150-190k base, 25% bonus + RSUs)For Principal - up to approx $580k total comp ($180-... 
    Principal

    CyberCoders

    San Jose, CA
    2 days ago
  • $232k - $368k

     ...and join us today!NVIDIA's Mixed-Signal Design (MSD) Photonics team is building the next generation of co-packaged optical interconnects to power the...  ...AI supercomputers. We are looking for a Principal Photonics IC Design Engineer to serve as the technical lead owning our... 
    Principal
    Full time

    Nvidia

    Santa Clara, CA
    4 days ago
  • $155k - $222.6k

     .... Because full product development—from design to qualification to production—is within...  ...contribute to the development of complex ASIC package designs from early planning and...  ...industry within a highly collaborative engineering environment.Responsibilities:• Contribute... 
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    2 days ago
  • $136k - $218.5k

     ...lasting impact on the world.NVIDIA's Advanced Package Engineering team sits at the intersection of cutting-edge chip design and the physical reality of getting silicon to...  ...VLSI package design along with interposer and IC physical design.Strong expertise in developing... 
    Full time

    Nvidia

    Santa Clara, CA
    18 hours ago
  •  ...breakthrough technology takes more than great engineering—it takes a team of exceptional people...  ...Corporation is seeking a Senior IC Packaging Engineer to provide technical leadership...  ...growing startup environment. This role is designed for a senior technologist who combines... 

    Axiado Corporation

    San Jose, CA
    5 days ago
  •  ...AMD is shaping the future. Whether you’re designing next-gen processors, enabling AI...  ...experience analog/mixed-signal layout design engineer with supervisory role to join our world-class...  ...Familiarity with circuit design concepts/flows and IC manufacturing processesExperience in... 
    Work experience placement
    Remote work

    AMD

    San Jose, CA
    18 hours ago
  • Change the world. Love your job.Digital IC Design - Advance Power Solutions (Santa Clara)Change the world. Love your job.Designers bring...  ....• Collaborate with Design Verification, Validation, Product Engineering and Test Engineering teams to enable successful transfer to... 
    Local area

    Texas Instruments

    Santa Clara, CA
    2 days ago
  • $141.15k - $211.4k

     ..., Marvell’s central advanced packaging organization plays a critical...  ...expertise in architecture, package design, and electrical performance,...  ...SI/PI to develop advanced IC packages that support high‑...  ...Can ExpectMarvell's Central Engineering team is seeking a highly motivated... 
    Permanent employment
    Internship
    Work from home

    Marvell

    Santa Clara, CA
    1 day ago
  • $182k - $319k

     ...one piece of hardware that we designed, developed, manufactured or...  ...top 3 non-X86 server providers engineering solutions for this generation...  ...future together.The Senior Principal, Design Engineering will be responsible...  ...and DC relevant parts and IC.Familiar with Intel VR... 
    Principal
    Local area

    Celestica

    San Jose, CA
    4 days ago
  • $129.4k - $247.8k

     ...Principal Packaging Engineer Posting Start Date: 3/23/26 Job Location(s): San Jose If you are looking for a challenging...  ...CA or Irvine CA. Responsibilities Working with IC design teams to define and implement the package requirements.... 
    Principal

    Skyworks

    San Jose, CA
    18 hours ago
  •  ...Annapurna Labs, within AWS, seeks a Package Layout Design Engineer to help design advanced IC packages for next‑gen ML and data center ASICs. You will perform die floor planning, RDL/substrate routing, and interposer work, coordinating with ASIC teams and OSAT partners... 

    Jobleads-US

    Cupertino, CA
    3 days ago
  •  ...you apply.Job Description:Broadcom is searching for a Digital IC Design Engineer to join the Data Center Solutions Group. This position...  ...agreements.Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation... 
    Full time
    Local area
    Remote work

    Broadcom

    San Jose, CA
    18 hours ago
  • Job-ID: 25009567Category: Engineering - Product DevLocation: Santa Clara, CA, United StatesPosted...  ..., fast-paced environment. As a digital design engineer, you will help architect new TI...  ...verifying digital cores of battery charger ICs Collaborating with systems and analog... 
    Local area
    Immediate start

    Texas Instruments

    Santa Clara, CA
    18 hours ago
  • $98k - $202k

     ...service semiconductor foundry providing a unique combination of design, development, and fabrication services to some of the world’s...  ...Summary of Role: GlobalFoundries is seeking a Senior Digital IC Design Engineer to develop advanced digital and mixed-signal integrated... 
    Full time
    Local area

    Globalfoundries

    Santa Clara, CA
    2 days ago
  •  ...MACOM is seeking an Electronics IC Design Engineer to join a dynamic product development team. You will design state-of-the-art circuits for serial communications, applying strong analog and high-frequency design fundamentals across CMOS/BiCMOS tech. Travel readiness... 

    Jobleads-US

    Milpitas, CA
    4 days ago
  • $153.6k - $215k

     ...Annapurna Labs (our organization within AWS) designs silicon and software that accelerates...  ...change the world. We are seeking a Package Layout Design Engineer to join our hardware team and contribute to the physical design of advanced IC packages for next-generation machine... 
    Local area
    Flexible hours

    Jobleads-US

    Cupertino, CA
    3 days ago
  •  ...Applied Materials in Santa Clara, CA is seeking an experienced IC Design/Validation professional for a full-time role with up to 20%...  ...and strong cross-functional collaboration to address complex engineering challenges. The role emphasizes proactive problem solving,... 
    Full time

    Jobleads-US

    Santa Clara, CA
    2 days ago
  • $87.4k - $165k

     ...Position: Physical Design Engineer II (IC) Job Description: What candidate will Be Doing: Execute synthesis, PNR, and STA for assigned...  ...including various compensation plans and a solid benefits package. ~ Medical, Dental, Vision Insurance ~401k, With... 
    Hourly pay
    Full time
    Temporary work
    Work experience placement
    Work at office
    Local area

    Arrow ECS

    San Jose, CA
    2 days ago
  • $280k - $300k

    Physical IC Design Engineer (Senior, Staff or Principal level)Locations: San Jose, CA or Colorado Springs, CO (relocation offered)Compensation (base, bonus + stock):Senior Engineer up to $280-300k, Staff up to $400k, Principal up to $580k and possibly Master Engineer which... 
    Principal
    Work at office
    Relocation package

    CyberCoders

    San Jose, CA
    9 hours ago
  • $181k - $361k

     ...Overview The Non-Volatile Engineering Group (NVEG) at Micron...  ...every stage of the design flow — from circuit exploration...  ...Overview As a Principal Design Engineer in NVEG...  ...engineers on channel, package and power-delivery effects...  ...IO or mixed-signal IC design experience, including... 
    Principal
    Full time
    Local area
    Immediate start

    Micron Technology

    San Jose, CA
    4 days ago
  •  ...consumption, high radix, compact chip-scale design, offering hyperscale data centers...  ...a highly skilled and experienced Principal Packaging Design Engineer to lead the development of our next-...  ...closely with our integrated circuit (IC) design, mechanical, and reliability... 
    Principal
    Contract work

    nEye.ai

    Santa Clara, CA
    26 days ago
  • $112k - $242k

    ResponsibilitiesMaxLinear is seeking talented RF/MS IC Design Engineers at all levels to join our team and help shape the next generation of high-speed connectivity solutions.MaxLinear is a leading provider of radio frequency (RF), analog, digital, and mixed-signal integrated... 
    Work experience placement
    Live in

    MaxLinear

    San Jose, CA
    3 days ago
  •  ...consumption, high radix, compact chip-scale design, offering hyperscale data centers...  ...Overview We are seeking a Systems Packaging & Assembly Engineer to lead the development and integration...  ...which include MEMs devices, photonic ICs, ASICs, substrates, and optical interfaces... 
    Principal
    Contract work

    nEye.ai

    Santa Clara, CA
    26 days ago
  •  ...Job Description Job Description Digital Design Engineer focusing on high-performance analog-to-digital and digital-to-analog converters...  ...equivalent experience in high-performance digital or mixed-signal IC development in advanced CMOS processes Strong foundation in... 

    Omni Design Technologies

    Milpitas, CA
    10 days ago
  •  ...Account, please Sign-In before you apply. Job Description: IC Design Engineer (ICB4) Broadcom is searching for a Physical IC Design...  ...Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including... 
    Full time
    Local area
    Remote work

    Broadcom

    San Jose, CA
    1 day ago
  •  ...Description:This opening work on chip design which enables 10Gbps/40Gbps/10...  ...for various IC design tasks such as STA, equivalency...  ...:B.S degree in EE or computer Engineering. Minimum of 12 years of work experience...  ...and comprehensive benefits package: Medical, dental and vision... 
    Full time
    Work experience placement
    Local area
    Remote work

    Broadcom

    San Jose, CA
    2 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Principal IC Package Design Engineer. Be the first to apply!