Principal DFT Engineer - Silicon ASICs
SPACE EXPLORATION TECHNOLOGIES CORP
A leading aerospace company is looking for a Principal DFT Engineer in Sunnyvale, CA, to lead the design and optimization of DFT architectures for advanced ASICs. The role involves collaborating with cross-disciplinary teams and ensuring efficient test methodologies for space deployment. Candidates should have over 10 years of experience, including extensive work with ASICs and strong programming skills. Competitive compensation and comprehensive benefits will be provided. #J-18808-Ljbffr
Vacancy posted 11 hours ago
Similar jobs that could be interesting for youBased on the Principal DFT Engineer - Silicon ASICs in Sunnyvale, CA vacancy
$210k - $280k
...Principal DFT Engineer (Silicon Engineering) Sunnyvale, CA SpaceX was founded under the belief that a future where humanity is out exploring the stars... ...architecture, design, validation, product engineering and ASIC implementation). In this role, you will be developing next...SuggestedPermanent employmentTemporary workWorldwideWeekend workSPACE EXPLORATION TECHNOLOGIES CORP
Sunnyvale, CA11 hours ago$135k - $160k
...actively developing the technologies to make this possible, with the ultimate goal of enabling human life on Mars. SR. ASIC DFT ENGINEER (SILICON ENGINEERING) At SpaceX we’re leveraging our experience in building rockets and spacecraft to deploy Starlink, the world’s...SuggestedPermanent employmentTemporary workWorldwideWeekend work- ...SpaceX is seeking a motivated Sr. ASIC DFT Engineer for their team in Sunnyvale, California. The engineer will work on developing next-generation ASICs for deployment in space and ground infrastructures. Responsibilities include optimizing DFT architectures and collaborating...Suggested
Latent AI
Sunnyvale, CA11 hours ago - SpaceX is seeking a Sr. ASIC DFT Engineer to develop advanced ASICs for space and ground infrastructures. This role involves optimizing DFT architectures and collaborating with various engineering teams to enhance the Starlink network's capabilities. Ideal candidates will...Suggested
- ...developing test strategy and DFT (Design-for-Test) solutions for ASICs and 2.5D SiP (System-in-... ...closely with component engineers to resolve high DPPM ASIC... ...test* Demonstrated Principal or Distinguished Engineer... ...DFT implementation, post-silicon validation, debug, and diagnostic...SuggestedContract workLocal area
- ...Who You'll Work With You will be in the Silicon One development organization as an ASIC Implementation Engineer in San Jose, CA with a primary focus on Design-for-Test... ...teams to understand chip architecture and drive DFT requirements early in the design cycle. As a...Work experience placement
Cisco
San Jose, CA7 days ago - ...L&T Technology Services Limited is seeking an experienced engineer with over 5 years of hands-on expertise in DFT and ATPG for SoC or ASIC designs. The candidate should have a strong understanding of DFT fundamentals, including controllability, observability, and scan...
L&T Technology Services
Santa Clara, CA11 hours ago $220k - $290k
...of data centers. nEye’s MEMS-based silicon photonics optical circuit switches... ...scalability. Job Overview nEye is seeking a Principal Silicon Photonics Layout Engineer to actively lead the company’s... ...(HVM). Design for Test (DFT) Automation: Develop and implement...nEye Systems, Inc.
Santa Clara, CA11 hours ago- A technology company in Mountain View is seeking a Silicon Design-For-Test (DFT) engineer responsible for implementing DFT functions in high-performance silicon. The successful candidate will design functional test solutions, integrate DFT features, and collaborate with...
$180k - $210k
...10,000 per year Credo is engineering the future of high-speed connectivity... ...of connectivity. From silicon architects to systems... ...About the Role As a Principal ASIC Design Engineer, you will be... ...You will collaborate with PD, DFT, STA, and integration teams...Credo Semiconductor, Inc.
San Jose, CA27 days ago$65k - $98k
UST is looking for a DFT Engineer - Associate III to work on Semiconductor Product Validation in Santa Clara, CA. The ideal candidate will have over 5 years of experience in DFT for ASIC/SoC development, a strong understanding of scan design and ATPG, and hands-on experience...- ...professional to join their team in Santa Clara, California. The ideal candidate will have over 5 years of hands-on experience in DFT and ATPG for SoC or ASIC designs, coupled with strong analytical and problem-solving skills. Responsibilities include working on cutting-edge...
$116k - $189.75k
...technical role, you will work on end-to-end DFT for the most sophisticated chips in the... ...from methodology, to deployment to post-silicon lifecycle support. Partner with the top... ...segments at NVIDIA. Help mentor junior engineers on test designs and trade-offs including...$142.2k - $213.4k
A leading tech company is seeking a DFT Engineer to work closely with chip architects and designers on mixed signal and digital VLSI designs... .... Ideal candidates will have extensive experience in digital ASIC design, proficiency in Verilog or VHDL, and expertise with Mentor...$138k - $198k
A leading tech company is seeking a Silicon Design Verification Engineer for Quantum AI in Mountain View, CA. This role focuses on complex ASIC design verification, collaborating with engineers to drive innovation in quantum computing. Candidates should have a relevant...$163k - $237k
A leading technology company is seeking a DFT Engineer in Sunnyvale, CA. In this role, you'll define and implement advanced Design-for-Test... ...your expertise in DFT architecture and work on custom silicon solutions. The position offers a competitive salary range of $...- ...of AI and beyond. THE ROLE You will contribute to the ASIC (chip) design for high-performance network chips: AINIC... ...architecture, IP design, Physical Design teams, and product engineers to achieve first‑pass silicon success. THE PERSON A successful candidate will work...
- ...Senior Manager, Asic Engineering This role has been designed as 'Hybrid' with an expectation that you will work on average 2 days per week... ..., reliability, security, and ease of use. At HPE networking Silicon group, we push the boundaries of what is possible in a piece...Work at office2 days per week
Hewlett Packard Enterprise
Sunnyvale, CA2 days ago $174k - $352.5k
...Senior Manager, ASIC Engineering This role has been designed as 'Hybrid' with an expectation that you will work on average 2 days per week... ..., reliability, security, and ease of use. At HPE networking Silicon group, we push the boundaries of what is possible in a piece...Work experience placementWork at office2 days per weekHewlett Packard Enterprise Development LP
Sunnyvale, CA2 days ago$233.16k - $336k
...Principal ASIC Engineer Req ID: JR97022 Location: TBD Overview Micron Technology is a world leader in innovating memory and storage solutions... ...architecture, design, firmware, FPGA, emulation, and post‑silicon bring‑up. Qualifications Bachelor’s degree in Electronics Engineering...Local areaMicron Technology
San Jose, CA12 hours ago$174k - $352.5k
## Senior Manager, ASIC EngineeringApplylocations: Sunnyvale, California, United States... ...security, and ease of use. At HPE networking Silicon group, we push the boundaries of what is... ...products.* Technically lead a team of engineers to successfully deliver chip from specification...Work experience placementWork at officeLocal area2 days per weekHewlett Packard Enterprise Development LP
Sunnyvale, CA11 hours ago$120k - $200k
...are developing vertically integrated full‑stack solutions from silicon to systems, including hardware and software, to train and run... ...workloads for AGI. MatX is seeking a Silicon Design‑For‑Test (DFT) engineer to join our team as we create best‑in‑class silicon for high‑performance...Full timeWork experience placementLocal areaRemote workMonday to FridayFlexible hours$150k - $210k
...Job Description Job Description Senior Silicon Validation Manager - High-Speed SerDes /... ...PCIe for datacenter silicon and switch ASICs. The role combines technical leadership in... ...firmware, test automation, and field validation engineers) to meet program milestones and quality...Ongoing contractLocal areaCybercoders
Santa Clara, CA2 days ago- ...Santa Clara for a role focusing on timing analysis and closure for DFT logic across its chips, including GPUs, CPUs, and SoCs. The... ...and a minimum of 5 years of experience in Electrical or Computer Engineering. You will collaborate across teams to drive timing constraints...
NVIDIA Gruppe
Santa Clara, CA10 hours ago $136k - $218.5k
...Responsibilities Drive timing analysis and closure for DFT logic on all Nvidia chips (GPUs/CPUs/DPUs/LPUs/SoCs) at all hierarchical... ...BS (or equivalent experience) in Electrical or Computer Engineering with 5+ years’ experience or MS (or equivalent experience) with...NVIDIA Gruppe
Santa Clara, CA10 hours ago$180k - $250k
...ASIC Diagnostic & Silicon Bring-Up Engineer Eridu is a Silicon Valley-based hardware startup pioneering infrastructure solutions that accelerate AI data centers to deliver Faster AI. Today’s AI performance is frequently limited by communication bottlenecks. Eridu introduces...Eridu AI
Saratoga, CA11 hours ago$180k - $250k
Eridu Corporation is seeking a Senior ASIC Diagnostics Engineer in Saratoga, California. The ideal candidate will drive post-silicon bring-up and debug high-performance ASICs while building diagnostic tools and frameworks. The candidate should hold a Bachelor's degree...$65k - $98k
DFT Engineer - Associate III - Semiconductor Product Validation UST is searching for a DFT Engineer... ..., MBIST, LBIST, and boundary scan for ASIC/SoC designs Develop and integrate scan... ...coordination with backend teams Debug silicon bring-up issues related to test failures...Temporary workLocal areaFlexible hours$168k - $264.5k
...an experienced system design Hardware Engineer to join our Silicon Solutions Group. In this role, you will... ..., software, chip/board designers, ASIC, and operations team. Lead hardware... ...the crowd : Deep understanding of DFT architecture. Direct bring-up experience...NVIDIA
Santa Clara, CA2 days ago$180k - $250k
Eridu AI is looking for a Senior ASIC Diagnostic & Silicon Bring-Up Engineer to drive post-silicon bring-up, debug, and validation of next-generation ASICs. This position involves developing diagnostic infrastructure and automation frameworks for early validation of high...
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to Principal DFT Engineer - Silicon ASICs. Be the first to apply!
Related searches
- senior civil engineer project manager Sunnyvale, CA
- senior chief engineer Sunnyvale, CA
- engineering director Sunnyvale, CA
- chief engineer Sunnyvale, CA
- principal network engineer Sunnyvale, CA
- data center chief engineer Sunnyvale, CA
- principal infrastructure engineer Sunnyvale, CA
- project engineer assistant project manager Sunnyvale, CA
- hotel chief engineer Sunnyvale, CA
- director data engineering Sunnyvale, CA