Chip Packaging Architect
$192k - $278kGoogle Inc.
corporate_fare Google place Sunnyvale, CA, USA Apply Bachelor's degree in Electrical/Computer Engineering, Computer Science, a related technical field, or equivalent practical experience. 10 years of experience in advanced packaging technology and high-volume production development. Experience with optical sub-assemblies, including CPO, silicon photonics, VCSELs, and micro-LED integration. Preferred qualifications: Experience translating technical product requirements into packaging specifications. Experience working within assembly houses or wafer foundries. Knowledge of 2.5D/3D/3.5D heterogeneous integration (interposers, TSVs, RDL, micro-bumping, high-density substrates). Understanding of end-to-end manufacturing flows, photonics fab processing, assembly processes, and reliability (component/board level). Command of physical architecture, high-speed electrical/thermal performance, and thermo-mechanical constraints (warpage, materials). About the job Be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration. About the job Be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration. As a Chip Packaging Architect on our Silicon Integration team, you will drive advanced packaging solutions (2.5D/3D/3.5D) and technologies for Machine Learning (ML) chips and custom Application-Specific Integrated Circuits (ASICs). You will collaborate with product architects, design teams, and Signal Integrity/Power Integrity (SI/PI), thermal, mechanical, assembly, and Printed Circuit Board (PCB) engineers to create high-performance packages. Your focus will span optical packaging technologies, design tradeoffs, assembly evaluation, mechanical reliability, and qualification, seeing systems through to high-volume manufacturing. The US base salary range for this full-time position is $192,000-$278,000 + bonus + equity + benefits. Our salary ranges are determined by role, level, and location. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific salary range for your preferred location during the hiring process. Please note that the compensation details listed in US role postings reflect the base salary only, and do not include bonus, equity, or benefits. Learn more about benefits at Google . Responsibilities Own product and packaging architecture for next-generation optical modules (e.g., CPO, uLED, VCSEL) and define manufacturing strategies for Tensor Processing Unit (TPU) packaging solutions. Bridge hardware domains from silicon architects to platform teams, managing technical trade-offs across manufacturing, electrical, thermal, and mechanical parameters. Drive advanced packaging concepts to high-volume manufacturing, proactively mitigating technical risks and authoring assembly processes and reliability test plans. Lead cross-functional initiatives guiding new designs and test vehicles through qualification and New Product Introduction (NPI) phases. Develop and scale the external supply chain vendor ecosystem while providing project management and clear communication across internal stakeholders and global suppliers. Google is proud to be an equal opportunity and affirmative action employer. We are committed to building a workforce that is representative of the users we serve, creating a culture of belonging, and providing an equal employment opportunity regardless of race, creed, color, religion, gender, sexual orientation, gender identity/expression, national origin, disability, age, genetic information, veteran status, marital status, pregnancy or related condition (including breastfeeding), expecting or parents-to-be, criminal histories consistent with legal requirements, or any other basis protected by law. See also Google's EEO Policy , Know your rights: workplace discrimination is illegal , Belonging at Google , and How we hire . Google is a global company and, in order to facilitate efficient collaboration and communication globally, English proficiency is a requirement for all roles unless stated otherwise in the job posting. To all recruitment agencies: Google does not accept agency resumes. Please do not forward resumes to our jobs alias, Google employees, or any other organization location. Google is not responsible for any fees related to unsolicited resumes. #J-18808-Ljbffr Google Inc.
$184k - $287.5k
...performance, area, yield, effort, and schedule. Develop and enhance chip design infrastructure, including functional models and yield... ...Collaborate with other functional teams (Design, Floorplan, Packaging and Systems Engineering, etc) to validate choices against...SuggestedWork experience placementNight shift$191.53k - $286.9k
...for next-generation data center switch chips. Deliver detailed behavioral and performance... .... Strong background designing or architecting complex ASICs, ideally in networking or... ..., die-to-die interfaces, or advanced packaging. Familiarity with switch pipeline architectures...SuggestedPermanent employmentInternshipWork from home$196k - $310.5k
Nvidia Corporation is seeking a Chip Lead to join its Silicon Co-Design Group. This role demands extensive experience in silicon architecture and the ability to guide cross-functional teams. The ideal candidate will have a strong background in Electrical or Computer Engineering...Suggested- ...Principal Photonic Hardware Architect, Calibration Systems Location: Milpitas, California... ...light to calibration ports in photonic chips, ensuring the system is scalable, power-... ...attention to power consumption, system cost, packaging complexity, and long‑term scalability to...Suggested
$187k - $270k
...an experienced and highly technical DFT Architect to lead the definition, strategy, and... ...based architectures, and 2.5D/3D multi-die packaging solutions. As a DFT Architect, you... ...in the following: Experience in full chip DFT Architecture for complex designs....SuggestedLocal areaShift work$224k - $431.25k
...NVIDIA Gruppe is seeking a Senior I/O Architect for the NVLink team in Santa Clara, California. The role involves defining next-generation communications standards based on NVLink technology through collaboration across various teams to optimize performance, power, and...$165k - $241.4k
...Cisco Systems, Inc. is seeking an experienced engineer for their Silicon One team in San Jose, CA. The role focuses on developing full-chip timing constraints for networking SoCs, driving Static Timing Analysis, and collaborating with cross-functional teams to ensure...Full timeFlexible hours- ...Conquering this bottleneck isn't about bigger chips or more of them; it means rethinking the... ...leader to serve as Senior Principal Architect for our cutting-edge System-on-Chip... ...correlation Understanding of advanced packaging technologies Experience with system-level...Full time
$105.65k - $200.34k
...together. The Datacenter Power and Performance Architecture group architects products that deliver leadership performance, performance... ...memory and quality delivered through the best mix of silicon, packaging and platform solutions. As a SOC Performance Architect...Local areaImmediate startShift work$272k - $431.25k
...power delivery/regulators, power gating, di/dt, and thermal throttling. Analyze power trade-offs for different die stacking and packaging proposals. Propose and drive improvements related to power and power methodology for our custom CPU cores. What we need...$175k - $350k
...Overview We are seeking a SoC Architect to define and drive the architecture of... ...chiplet architectures and advanced packaging (2.5D/3D) Key Attributes ~ Strong... ...: how do you connect hundreds of chips, deliver clean power at scale, and move...Remote workShift work$168k - $310.5k
NVIDIA Gruppe in Santa Clara is hiring for a pivotal software engineering role in their CAD team. Your responsibilities will include architecting automated flows, collaborating with diverse teams, and developing essential tools using Python and C++. The position requires a...- ...Details Job Description We are seeking an experienced Silicon Architect to lead the definition and architectural development of compute... ...with process and manufacturing trade-offs as well as advanced packaging. 5. Experience in hardware-software co-design, firmware, and...Local areaShift work
$196k - $310.5k
...level designs to ensure optimal performance for GPUs and similar high-power designs. This role involves hands-on work with advanced packages and requires a strong background in power integrity for high-current applications. Competitive compensation includes a salary...$100k - $166.75k
NVIDIA Gruppe is seeking motivated engineers in Santa Clara to develop and integrate AI capabilities into verification tasks. Responsibilities include designing and deploying high-performance agent frameworks, optimizing algorithms, and collaborating with engineering teams...- ...company in Santa Clara is seeking a Senior Power Integrity Engineer to define and optimize power delivery for GPU and high-speed packages. Ideal candidates should have an MS or PhD in Electrical Engineering along with 12+ years of relevant experience, especially in power...
$147k - $211k
Google Inc. in Sunnyvale is seeking a skilled professional with a Bachelor's degree or equivalent to contribute to machine learning projects and SOC performance analysis. The ideal candidate will have coding experience in languages such as C++, Java, or Python, and at least...Full time$184k - $287.5k
NVIDIA Gruppe is seeking an AI Hardware Architect in Santa Clara, California, to analyze and design the next generation of AI hardware. This role involves working on innovative GPU and CPU systems and driving implementation of microarchitecture solutions. Applicants should...$215k - $300k
...industry-first innovations across silicon, packaging, software, and systems to deliver an... ...for a highly experienced Packet Processor Architect to lead the definition and... ...functional specifications. Collaborate with the chip and system microarchitects to align the...$210k - $260k
...A cutting-edge hardware startup in California is looking for an Advanced Package Engineer to lead system module packaging and advanced single chip IC integration. The role involves ownership of the productization lifecycle, collaboration with contract manufacturers, and...Contract work$191.53k - $286.9k
...Senior Asic Link Layer Architect Marvell's semiconductor solutions are the essential building blocks of the data infrastructure that... ...build, test and manufacture an advanced custom silicon System in a Package. We are seeking a senior Link Layer Architect to own the end...Permanent employmentInternshipWork from homeWorldwide$200.4k - $286k
...platforms. At Altera, you'll work alongside world-class engineers to architect next-generation silicon solutions that redefine performance,... ...in collaboration with circuit design, PHY, controller, packaging, signal integrity, and system teams. Own the solution lifecycle...Local areaShift work$168k - $264.5k
...algorithms for VLSI design. We are seeking a Senior P&R Methodology Architect to define and own the next generation RTL2GDS flow for advanced... ...~ Extensive hands‑on P&R experience taking complex blocks or chips to tape‑out with aggressive PPA targets. ~ Proven skills in...$184k - $287.5k
...NVIDIA is now seeking a Senior Architect with deep experience in industry standard I/O interfaces. This role will combine development of chip requirements and architecture with participation in industry standard organizations. This position will provide the opportunity...$152k - $241.5k
...We are seeking an experienced Senior Cache Coherency Architect to join our ambitious team at NVIDIA. This opportunity allows you to be... ...architecture, cache-coherency protocols, and high-performance on-chip interconnect interfaces. Contribute to interconnect IP block...Night shift$168k - $264.5k
...maintaining rigorous engineering judgment. What you’ll be doing: Architect system and silicon features to enhance performance, power... ...grading, and thermal envelopes through co-design. Design chip, system, and package-aware features that enhance testability, coverage, and...$232k - $368k
...NVIDIA is looking for a Senior Power and Performance Architect to lead next‑generation power management solutions across silicon, platform... ...with system architects, designers, marketing teams, chip and board designers, software/firmware engineers, HW/SW application...- ...driving cars to learning machines. We lead in chip design, verification, and IP integration,... ...to diverse audiences. Mentoring senior architects and engineers comes naturally to you, as... ...as part of a competitive total rewards package. The actual compensation offered will be...
$139.75k - $170.81k
...Language and Front End Design Engineer to join the Platform Engineering Technologies team. The ideal candidate will architect and maintain tools for System‑on‑Chip (SoC) design, focusing on domain‑specific languages for hardware design. The role requires expertise in Scala...- ...Tribologists and Lubrication Engineers is looking for a Compute Architect to define and build a morphogenic compute substrate. This role emphasizes innovative computation principles over traditional chip design, focusing on local adaptation and body-coupled signals. You...Local area
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to Chip Packaging Architect. Be the first to apply!

