Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

SMTS Analog Design Engineer, Mixed-Signal PHY (Clocking & High-Speed I/O)

$159k - $347k

Micron Semiconductor Products Inc

Our vision is to transform how the world uses information to enrich life for all. Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever.Micron's Interface Pathfinding team operates at the leading edge of that mission — driving performance-scaling innovation across circuits, signaling, packaging, and interconnects with a 3–5 year technology horizon. As a Principal Analog Design Engineer, you will be a core technical contributor on a small, senior team spanning analog design, layout, silicon characterization, digital design, and physical design — united around the goal of preparing high-speed interface innovations for high-confidence product adoption.The analog design scope is broad and deep, with clocking as a primary technical focus, but the program values engineers who bring perspective across the full signal chain. Key design domains include clocking architecture (PLL/DLL, clock distribution, jitter budgeting, clock recovery), transmitter design (high-speed output drivers, pre-emphasis, swing/impedance control), receiver design (sense amplifiers, CTLE/DFE equalization, samplers), bias and reference generation, and calibration architecture. The circuits are custom and original — this is not integration or maintenance work. The goal is to push the boundaries of what is possible in high-speed signaling and validate those boundaries with real hardware data.This is a long-term opportunity on an active program with real momentum — strong execution early is expected to lead to follow-on projects of increasing scope and complexity.ResponsibilitiesCircuit Design: Own the design of one or more custom analog blocks from specification through schematic, simulation, and layout review — with clocking (PLL, DLL, CDR) as the primary focus and transmitter/receiver circuits as valued secondary experience.Architecture Definition: Contribute to top-level PHY analog architecture decisions — clocking topology, signal chain partitioning, power domain strategy, and performance/area/power tradeoffs.Simulation & Verification: Develop and maintain transistor-level simulation testbenches; execute corner, Monte Carlo, and mismatch analysis to characterize design margin and yield sensitivity.Analog-Digital Interface: Define clean interface specifications between custom analog blocks and the digital control wrapper — signal naming, timing contracts, and boundary constraint documentation in coordination with the Chip Lead.Layout Collaboration: Work closely with the layout team to review and guide custom analog layout — matching, shielding, guard ring, and parasitic sensitivity for high-speed circuits.Silicon Bring-Up: Support post-silicon characterization in the lab — correlating measured results to simulation, identifying root causes of performance delta, and extracting maximum learning from each hardware run.Design Documentation: Author block-level specifications, simulation summary reports, and interface control documents that serve as the authoritative reference for the team and for follow-on program development.Basic QualificationsBS, MS, or PhD in Electrical Engineering or related field (MS/PhD strongly preferred for this level)10+ years of analog/mixed-signal IC design experience with at least one tape-out in a primary circuit ownership roleDeep expertise in clocking circuit design — PLL, DLL, or CDR architecture and transistor-level implementation in advanced CMOS nodesStrong transistor-level simulation skills using HSpice or equivalent; comfort with corner, Monte Carlo, and mismatch analysis for yield-aware designSolid understanding of jitter analysis — phase noise, period jitter, cycle-to-cycle jitter, and their impact on high-speed link timing marginsExperience defining analog-digital interfaces in a mixed-signal environment — including timing contracts, reset/initialization sequencing, and digital control of analog parametersAbility to work effectively as a peer technical contributor on a small team — comfortable with broad ownership, cross-discipline collaboration, and making design decisions with real consequencesStrong written communication skills — this role produces specifications and simulation reports, not just schematicsPreferred QualificationsExperience with high-speed transmitter design — output driver architectures, pre-emphasis, swing control, and impedance matching for multi-Gbps die-to-die or SerDes interfacesExperience with high-speed receiver design — sense amplifiers, CTLE/DFE equalization, sampler design, and threshold calibrationFamiliarity with die-to-die or chip-to-chip PHY architectures — UCIe, AIB, BoW, or proprietary short-reach interconnect standardsExperience with OTP/fuse-based calibration architectures and analog trim loop implementationFamiliarity with real-number modeling (RNM) or Verilog-AMS behavioral modeling for use in mixed-signal simulation environmentsPost-silicon characterization experience — correlating simulation results to measured eye diagrams, BER curves, phase noise plots, and jitter histograms on real hardwarePrior experience in a small team or pathfinding environment where the analog architecture is not handed down but actively developedThe US base salary range that Micron Technology estimates it could pay for this full-time position is:$159,000.00 - $347,000.00 a yearAdditional compensation may include benefits, bonuses and equity.Our salary ranges are determined by role, level, and location. The range displayed on each job posting reflects the minimum and maximum target base pay for new hire salaries of the position across all US locations. Within the range, individual pay is determined by work location and additional job-related factors, including knowledge, skills, experience, tenure and relevant education or training. The pay scale is subject to change depending on business needs. Your recruiter can share more about the specific salary range for your preferred location during the hiring process. Please note that the compensation details listed in US role postings reflect the base salary only, and do not include bonus, equity, or benefits.As a world leader in the semiconductor industry, Micron is dedicated to your personal wellbeing and professional growth. Micron benefits are designed to help you stay well, provide peace of mind and help you prepare for the future. We offer a choice of medical, dental and vision plans in all locations enabling team members to select the plans that best meet their family healthcare needs and budget. Micron also provides benefit programs that help protect your income if you are unable to work due to illness or injury, and paid family leave. Additionally, Micron benefits include a robust paid time-off program and paid holidays. For additional information regarding the Benefit programs available, please see the Benefits Guide posted onmicron.com/careers/benefits.Micron is proud to be an equal opportunity workplace and is an affirmative action employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, age, national origin, citizenship status, disability, protected veteran status, gender identity or any other factor protected by applicable federal, state, or local laws.To learn about your right to work click here.To learn more about Micron, please visit micron.com/careersUS Sites Only: To request assistance with the application process and/or for reasonable accommodations, please contact Micron’s People Organization at View email address on click.appcast.io or View phone number on click.appcast.io (select option #3)Micron Prohibits the use of child labor and complies with all applicable laws, rules, regulations, and other international and industry labor standards.Micron does not charge candidates any recruitment fees or unlawfully collect any other payment from candidates as consideration for their employment with Micron.AI alert: Candidates are encouraged to use AI tools to enhance their resume and/or application materials. However, all information provided must be accurate and reflect the candidate's true skills and experiences. Misuse of AI to fabricate or misrepresent qualifications will result in immediate disqualification. Fraud alert: Micron advises job seekers to be cautious of unsolicited job offers and to verify the authenticity of any communication claiming to be from Micron by checking the official Micron careers website in the About Micron Technology, Inc.SummaryLocation: Boise, ID - Main Site; Folsom, CA; Richardson, TX; San Jose, CAType: Full time

Vacancy posted 4 days ago
Similar jobs that could be interesting for youBased on the SMTS Analog Design Engineer, Mixed-Signal PHY (Clocking & High-Speed I/O) in San Jose, CA vacancy
  •  ...supercomputing, high-performance...  ...Whether you’re designing next-gen processors...  ...part of AMD’s analog/mixed signal IP design team...  ...IOs, high speed memory (LPDDRx...  ...proprietary PHY IP solutions....  ...transmitter and PLL/DLL/clocking. In-depth...  ..., Computer Engineering or related equivalentLOCATION... 
    Suggested

    AMD

    San Jose, CA
    1 day ago
  • $156.85k - $160k

    DescriptionJob Title: Analog Mixed-Signal Design EngineerJob Duties:...  ...circuits, such as high speed I/O, SerDes, FIFO, CDR,...  ...signal synchronization, clock tree and conduct...  ...with system and test engineers to develop high speed...  ...with embedded MIPI C/D-PHY transmitter circuit.... 
    Suggested

    Omnivision Technologies

    Santa Clara, CA
    2 days ago
  • $164.47k - $269.1k

     ...Group: Intel's Advanced Design Foundational IP...  ...logic, memory, and analog/mixed-signal circuits to enable best...  ..., BGR, ADC, etc.), High-speed I/O Reference Designs (DDR...  ...wireline IO AFEs, clocking circuits, and voltage...  ...with process and IP engineers to anticipate AMS IP... 
    Suggested
    Full time
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    4 days ago
  • $105k - $140k

     ...Responsible for the design development and...  ...of embedded analog circuits, such as high speed I/O, SerDes, FIFO, CDR...  ...experience on RTL level signal synchronization, clock tree and cross...  ...system and test engineers to develop high speed...  ...:Analog/Mixed-Signal design, simulation... 
    Suggested

    Omnivision Technologies

    Santa Clara, CA
    2 days ago
  •  ...contract Description: As a senior high speed mixed-signal layout/analog layout engineer, you will be working with circuit designers located in San Jose, California, USA to...  ...in critical IC layouts, including VCO, clocking circuit, TX, and RX and so on. • Working... 
    Suggested
    Contract work
    Work at office
    Remote work

    The Norland Group

    San Jose, CA
    6 days ago
  • $168.8k - $241.2k

     ...the TeamAcacia designs intelligent...  ...using advanced signal processing and...  ...and 1.6T+ bit speed fiber optic transmission...  ...other Acacia mixed-signal engineers to collaborate...  ...that develops high speed ()25Gb/s...  ...accuracy, analog designs for...  ...* Efficient clock transmission/propagation... 
    Full time
    Temporary work
    Work at office
    Local area
    Flexible hours
    3 days per week

    CISCO Systems

    San Jose, CA
    4 days ago
  • $136k - $218.5k

     ...the choice to join us today.The mixed-signal high-speed I/O group delivers innovative PHY designs that power the most powerful...  ...will collaborate closely with analog designers and system architects...  ...or M.S. degree in Electrical Engineering or equivalent experience.5+ years... 
    Full time

    Nvidia

    Santa Clara, CA
    1 day ago
  • $147.83k - $221.4k

     ...ImpactMarvell's Central Engineering organization...  ...advanced and key analog IPs to all...  ...generations of Marvell's high-speed wireline and...  ...low-power analog mixed-signal circuits in advanced...  ...-speed wireline design.Design of analog...  ...blocks such as: Clock Generation and Distribution... 
    Permanent employment
    Full time
    Internship
    Work from home

    Marvell

    Santa Clara, CA
    1 day ago
  •  ...We are seeking a highly experienced Senior or Staff Analog/Mixed-Signal IC Designer to join a world-class...  ...in high-speed analog circuit design...  ...ADCs, DACs, PLLs, clock distribution, laser...  ...with layout engineers to meet stringent...  ...high-speed wireline PHY architectures (56... 

    Phizenix

    Santa Clara, CA
    12 days ago
  • Sr. Analog / Mixed Signal IC Design Engineer w/SerDesJOB PURPOSE: This position is for transceiver High Speed SerDes Design, and Verification.ESSENTIAL FUNCTIONS: Design low voltage low power high speed SerDes. Work closely with physical design team on custom layout.QUALIFICATIONS... 
    Work experience placement

    MoTek Technologies

    San Jose, CA
    1 day ago
  •  ...Job Description Job Description Senior Analog/Mixed-Signal Design Engineer focusing on high-performance analog-to-digital and digital-to-analog converters...  ...CMOS processes ~ Thorough familiarity with high-speed, high-resolution analog-to-digital (ADC) or digital-... 

    Omni Design Technologies

    Milpitas, CA
    24 days ago
  • $174.53k - $261.4k

     ...silicon photonics integrated with cutting-edge CMOS electronics. We're looking for a highly skilled Senior AMS Design Engineer to architect and implement high-speed analog and mixed-signal circuits for our photonic transceivers and electronic ICs (EICs).You’ll work... 
    Permanent employment
    Full time
    Internship
    Work from home

    Marvell

    Santa Clara, CA
    3 days ago
  •  ...Job Description Job Description Analog/Mixed-Signal Design Engineer focusing on high-performance analog-to-digital and digital-to-analog converters. The...  ...in advanced CMOS processes ~ Familiarity with high-speed, high-resolution analog-to-digital (ADC) or digital-... 

    Omni Design Technologies

    Milpitas, CA
    24 days ago
  • $164.8k - $226.6k

     ...400 applications, including high-growth ones in AI datacenters...  ...Responsibilities:Lead development of analog Mixed-signal IC and owns the top levelSupervise and review block designer work and hold design...  ...Collaborate with Digital Design Engineers, CAD, Systems Engineering,... 

    SiTime

    Santa Clara, CA
    2 days ago
  •  ...architectures for high-throughput data processing...  ...2. High-Speed Digital & SerDes Design • Design and integrate...  ...• Ensure signal integrity, timing closure...  ...stability Public 3. Mixed-Signal & Analog Front-End Design...  ..., and system engineering teams • Align electrical... 
    Contract work

    Zealogics.com

    San Jose, CA
    more than 2 months ago
  • $185.39k - $277.7k

     ...Your ImpactWe are seeking a Director of Hardware Engineering to lead the design, analysis, and validation of high-speed board-level hardware for advanced SerDes-based...  ...combines deep expertise in high-speed PCB design, signal integrity (SI), and power integrity (PI) with... 
    Permanent employment
    Full time
    Internship
    Work from home

    Marvell

    Santa Clara, CA
    2 days ago
  •  ...Job Description Job Description Senior analog/mixed-signal design engineer focusing on automation of high-performance analog-to-digital and digital-to-analog converters...  ...processes ~ Thorough familiarity with high-speed, high-resolution analog-to-digital (ADC) or... 

    Omni Design Technologies

    Milpitas, CA
    24 days ago
  • $122.44k - $232.19k

     ...Develops the logic design, register...  ...simulation for mixed signal and/or highspeed...  ...designs including analog behavior...  ...customers to ensure high quality integration...  ...or Computer Engineering or Electrical...  ...using UPF, and clock gating.Deep understanding...  ...logic designs, speed paths and... 
    Full time
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    2 days ago
  •  ...You will contribute to the ASIC (chip) design for high-performance network chips: AINIC and DPU...  ..., Physical Design teams, and product engineers to achieve first pass silicon success.THE...  ...end RTL design and integration of high-speed I/O subsystemsCollaboration with... 

    AMD

    Santa Clara, CA
    3 days ago
  • $120k - $200k

     ...are building a highly-advanced low...  ...fundamentally change the design, economics,...  ...Engineerfor Mixed Signal Circuits...  ...of Electrical Engineering and will work...  ...digital, and analog circuit PCBAs...  ...FPGAs, SoCs, high speed data interfaces...  ..., clocking, etc.  ~ Skilled... 
    Full time
    Work at office
    Immediate start
    Visa sponsorship
    Flexible hours
    Night shift

    E-Space

    Saratoga, CA
    24 days ago
  •  ...Job Description Job Description Senior Digital/Mixed-Signal Design Engineer focusing on high-performance analog-to-digital and digital-to-analog converters. Job...  ...for mixed-signal designs, including multiple clock domains and clock gating Familiarity with timing... 

    Omni Design Technologies

    Milpitas, CA
    24 days ago
  • $122.44k - $232.19k

     ...lines, ensuring high-quality and efficient designs that drive meaningful...  ...Overview:As an Analog Circuit Design Engineer, you will play a...  ...-edge analog and mixed-signal circuits that power...  ..., filters, clocking systems, and on-die...  ...QualificationsKnowledge of high-speed IO signaling,... 
    Full time
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    4 days ago
  •  ...advance your career. THE ROLE: As a Signal Integrity Engineer in Networking Technology & Solutions...  ...validating the complex interconnects of high-speed Serializer/Deserializer (SerDes)...  ...measurements results to provide the design guidelines such as materials, stack-up... 

    AMD

    Santa Clara, CA
    2 days ago
  • $168k - $264.5k

     ...help move the needle! We are looking for a senior engineer to be part of the mixed-signal design team building next generation NVLINK. This...  ...intelligence.What you'll be doing:Develop and implement high speed interfaces and analog circuits. You will have hands on experience... 
    Full time

    Nvidia

    Santa Clara, CA
    6 hours ago
  • $136k - $218.5k

    We are looking for an Engineer to verify the design and implementation of the world...  ...today and define the high-speed Serdes platform for the future...  ...responsible for verification of the Mixed Signal CMOS circuit design,...  ...design experience in CMOS Analog / Mixed Signal Circuit... 
    Full time

    Nvidia

    Santa Clara, CA
    2 days ago
  • $168k - $264.5k

     ...advancement.As a member of our Mixed Signal Design Validation team, you will...  ...up and characterization of high-speed mixed-signal circuits, in...  ...for high-speed I/Os and the analog circuitsConduct detailed...  ...ownership for training new engineers in validation practicesWhat... 
    Full time

    Nvidia

    Santa Clara, CA
    2 days ago
  •  ...The role: Senior Staff Analog Design EngineerWhat You Will Do:Analog-mixed signal integrated circuit design...  ...art In-Memory-Compute engine for Artificial...  ...Inference Accelerator and High-Speed Die-2-Die Interface for...  ...as Phase Interpolator, Clocking, PLL designs• Experience... 
    3 days per week

    d-Matrix

    Santa Clara, CA
    4 days ago
  • $190.6k

     ...technology. As a Principal Analog Design Engineer in our Research &...  ...new roleDesign and verify high performance analog, mixed signal ICs for Automotive Ethernet...  ...circuit design, high speed designProven track record...  ...references, regulators, PLLs and clocking circuits and high... 
    Local area

    Infineon Technologies

    San Jose, CA
    2 days ago
  • $116k - $246k

     ...faster than ever.Job Description:As a Mixed-Signal Design Engineer in Micron’s Pathfinding Design Team,...  ...defining, developing, and analyzing high-speed logics to operate the memory. These paths...  ...circuits (both of digital and analog) from the memory array to the interface... 
    Full time
    Local area
    Immediate start

    Micron

    San Jose, CA
    1 day ago
  • $200k - $250k

    Job Title: Principal Design Verification Engineer - PCIe / High-Speed SoCLocation: Santa Clara, CACompensation: $200K -...  ...behavior, error handling, and power/clock domain interactions.Develop and...  ...workflows.Experience with SerDes, PHY-level behaviors (link equalization,... 

    CyberCoders

    Santa Clara, CA
    1 day ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to SMTS Analog Design Engineer, Mixed-Signal PHY (Clocking & High-Speed I/O). Be the first to apply!