Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Senior Mixed Signal IP Enablement and Debug Engineer

$141.91k - $269.1k

Intel Corporation

  • # Senior Mixed Signal IP Enablement and Debug EngineerApplylocations: US, California, Folsom: US, California, Santa Claratime type: Full timeposted on: Posted Todayjob requisition id: JR0284421# **Job Details:**## Job Description:**About the Role**Join Intel's Hard IP Development Group (HIPD) within the Central Engineering Organization, where innovation meets execution. Our team develops industry-leading intellectual property that powers high-performance products across Server, Client, and Networking SoCs, as well as solutions for Intel Foundry customers.HIPD creates a comprehensive portfolio of cutting-edge Mixed Signal IPs including PLLs, Serial and Parallel IO PHYs (DDR/LPDDR, PCIe, USB, Type-C, UCIe Die-to-Die), and Ethernet PHYs. As part of our IO Post Silicon Validation Debug team, you'll work with a dynamic group of engineers who serve as the critical bridge between IP design teams and SoC customers throughout the validation and debug process.**Key Responsibilities****Customer-Focused IP Enablement*** Partner closely with SoC customers and IP design teams to deliver comprehensive pre-silicon to post-silicon IP Integration and Debug support* Develop and execute test plans and content using AI-driven tools and Python/System Verilog scripting* Conduct SoC board design reviews and provide technical recommendations* Perform signal integrity and power integrity simulations to optimize design performance**Silicon Validation & Debug Leadership*** Serve as the IP team representative during SoC power-on activities for test chips and products* Provide hands-on IP enabling support throughout the silicon bring-up process* Lead identification, investigation, and resolution of IP-related silicon issues* Execute timely debugging and disposition of customer issues and sightings**Technical Problem Solving*** Conduct both pre-silicon and post-silicon issue reproduction and analysis* Drive root cause analysis initiatives with comprehensive failure analysis* Collaborate across cross-functional teams to deliver robust solutions* Maintain customer obsession by ensuring rapid resolution of IP-related challenges**Core Competencies*** Able to work independently with design team and customers to solve issues either remotely or onsite.* Able to lead on IP debug as situation arises in addition to hands on debug## **Qualifications:**The Minimum qualifications are required to be initially considered for this position. Minimum qualifications listed below would be obtained through a combination of industry relevant job experience, internship experience and / or schoolwork/classes/research. The preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates.**Minimum Qualifications*** Bachelors and 5+ years of experience or Masters degree and 3+ years of experience in Computer Engineering, Electrical Engineering, or in a related field* Experience in IP Integration, pre-silicon verification, Electrical or Functional Post Silicon validation and debug with either serial IOs (PCIe, USB, SATA, TypeC, Ethernet) or parallel IOs (DDR, LPDDR, UCIe Die2Die)* 2+ years of experience with the lab hardware and software* Experience using Oscilloscopes, Logic Analyzers, Protocol analyzers and BERTs (Bit Error Ratio Testers)* Experience with at least one or more industry standard IO specifications like DDR, LPDDR, PCIE, USB, USB TypeC, Die2Die, Ethernet, etc. Either PHY or Controller experience is good**Preferred Qualifications*** Ph.D. degree in Computer Engineering, Electrical Engineering, or in a related field* Experience in signal integrity, power delivery, IBIS-AMI model development and silicon co- relation* Pre-silicon design or simulation experience in logic, circuits, firmware or MRC and mixed signal validation**Why This Role Matters*** You'll play a pivotal role in ensuring Intel's IP portfolio meets the demanding requirements of next-generation computing platforms. Your work will directly impact product success across multiple market segments while advancing the state-of-the-art in high-speed IO technologies.* This position offers the unique opportunity to work at the intersection of cutting-edge IP development and real-world customer applications, making you an integral part of Intel's continued innovation leadership.## Job Type:Experienced Hire## Shift:Shift 1 (United States of America)## Primary Location:US, California, Folsom## Additional Locations:US, California, Santa Clara## Business group:The Central Engineering Group (CEG) is Intel's data-driven organization that builds scalable engineering solutions across three pillars: Product Enablement (IP, tools, and methodologies), Custom ASIC (leveraging existing IP for custom silicon), and Foundry Enablement (supporting top customers and validating technologies). The team focuses on customer-driven, end-to-end solutions with short development cycles to deliver measurable business impact across Intel's product and foundry businesses.## Posting Statement:All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.## ## Position of TrustN/A## BenefitsWe offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel.Annual Salary Range for jobs which could be performed in the US: $141,910.00-269,100.00 USDThe range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.**Work Model for this Role**This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. \* Job posting details (such as work model, location or time type) are subject to change.
  • J-18808-Ljbffr Intel Corporation

Vacancy posted 17 hours ago
Similar jobs that could be interesting for youBased on the Senior Mixed Signal IP Enablement and Debug Engineer in Folsom, CA vacancy
  • Intel Corporation in Folsom, California, is searching for a Senior Staff Mixed Signal IP Enablement and Debug Engineer. In this role, you'll be part of the Hard IP Development Group, ensuring Intel's intricate IP portfolio meets customer demands while advancing high-speed... 
    Senior

    Intel Corporation

    Folsom, CA
    17 hours ago
  • $141.91k - $269.1k

    Intel Corporation is seeking a Senior Mixed Signal IP Enablement and Debug Engineer in Folsom, California. The role involves collaborating with SoC customers and design teams for robust integration and debugging of high-performance mixed signal IPs, contributing to the... 
    Suggested

    Intel Corporation

    Folsom, CA
    17 hours ago
  • $122.44k - $232.19k

    Intel is looking for an experienced engineer in Folsom, California, to develop RTL design for mixed signal and high-speed IPs. The role requires collaboration across teams and offers significant responsibilities including architecture definition and IP integration support... 
    Senior

    Intel

    Folsom, CA
    17 hours ago
  • $116k - $246k

    Micron Technology, Inc is seeking a Staff Mixed-Signal Design Engineer to lead design implementation for memory control circuits. The role requires 7+ years in mixed-signal design and proficiency in UNIX and CADENCE. The compensation for this full-time position ranges... 
    Senior
    Full time

    Micron Technology, Inc

    Folsom, CA
    3 days ago
  •  ...is looking for an experienced Circuit Design Engineer to join their PLL design team in Folsom, CA....  ...defining, implementing, and verifying advanced PLL IPs for AMD's products. Candidates should have solid expertise in Mixed Signal Circuit Design and strong analytical skills.... 
    Senior

    Advanced Micro Devices

    Folsom, CA
    3 days ago
  • Intel Corporation is seeking an experienced engineer in Folsom, California, to develop logic design and RTL coding necessary for mixed signal and high-speed IPs. The ideal candidate will possess a strong background in Computer Science or Engineering and have expertise... 
    Senior

    Intel Corporation

    Folsom, CA
    2 days ago
  •  ...searching for an experienced Circuit Design Engineer to join the fast-growing PLL design team...  ...current and future advanced PLL IPs powering AMD products. Join a dynamic team...  ...the team. THE PERSON Solid knowledge Mixed Signal Circuit Design in FinFET technology specifically... 

    Advanced Micro Devices

    Folsom, CA
    3 days ago
  • $125k - $143k

     ...JOB TITLE: Senior QA Engineer (Historian) **TOP 3 SKILLS:**Python, SQL,...  ...unowned or undesirable work that enables the team to move faster...  ...application environment, including debugging of errors, identifying the...  ...in applications (TCP/UDP, IP) Skills not required,... 
    Senior
    Full time
    Remote work

    Ursus Inc

    Folsom, CA
    10 hours ago
  •  ...gaming platforms, to enabling systems to make...  ...Expert-level Hardware Engineer who is equally...  .../test, analog, and signal integrity). This is...  ...complex issues, able to debug across silicon,...  ...workflows ~ Analog & Mixed-Signal Practical...  ...partnerships with key IP, component and... 
    Senior
    Temporary work
    Immediate start
    Remote work
    Flexible hours
    Shift work

    Western Digital

    Roseville, CA
    24 days ago
  • $125k - $143k

     ...JOB TITLE: Senior QA Engineer (Performance) **TOP 3 SKILLS:**Python, SQL, UFT LOCATION...  ...responsible for identifying performance issues, debugging complex application errors, and...  ...unowned or undesirable work that enables the team to move faster Demonstrating... 
    Senior
    Full time
    Remote work

    Ursus Inc

    Folsom, CA
    10 hours ago
  • The Senior Automation Engineer will build end-to-end automation frameworks for firmware...  ...and dashboard reporting. Enable firmware developers with...  ...practices. Ensure compliance with IP/data policies and approved...  ..., RTOS; hands-on lab debug with logic/protocol analyzers... 
    Senior
    Night shift

    Compunnel, Inc.

    Roseville, CA
    3 days ago
  • $81k - $260k

     ...-up activities, including power-on, BIOS/UEFI enablement, and memory initialization on new platforms. • Triage, debug, and root-cause system, memory, and BIOS-related...  .... • Working with a diverse group of engineers, technicians, and project managers to establish... 
    Full time
    Local area
    Immediate start
    Remote work

    Micron Technology

    Folsom, CA
    17 hours ago
  • $121.28k - $194.1k

    Solidigm in Rancho Cordova, California, seeks a skilled engineer for analog and mixed-signal circuit design focused on 3D NAND Flash memory. This role involves circuit development, integration verification, and collaboration with layout engineers, all within a collaborative... 
    Senior

    Solidigm

    Rancho Cordova, CA
    2 days ago
  •  ...your community, but around the world. HDR is looking for a Senior Electrical Engineer to join our Building Engineering Services Group in the...  ...Extensive knowledge of building electrical power, lighting and signal design, including life safety systems and building management... 
    Senior
    Full time
    Contract work
    Work at office

    Fashion Institute of Design & Merchandising

    Folsom, CA
    4 days ago
  •  ...Personal Data is collected to ensure user authentication, and to enable our Sites to perform the functions you choose. Your act of providing...  ...include information such as your computer's Internet Protocol (IP) address, browser type, browser version, the pages of our Sites... 
    Senior
    Contract work
    Local area

    Sletten, Inc

    Roseville, CA
    4 days ago
  • $175k - $297k

    Responsibilities Define and own chip‑level and IP‑level ESD and latch‑up strategies for HBM...  ...aligned with JEDEC/ESDA standards Enable ESD protection circuits and latch‑up safe...  ...Qualifications Master’s degree or Ph.D. in Electrical Engineering or equivalent industry experience Strong... 
    Local area
    Relocation

    Micron Technology, Inc

    Folsom, CA
    1 day ago
  • A leading technology company is looking for a Lead IP/SOC Verification engineer in California. This role involves overseeing design verification for next-generation graphics, requiring strong leadership in managing verification strategies across teams. Candidates should... 
    Senior

    AMD

    Folsom, CA
    2 days ago
  • $105.65k - $200.34k

     ...and experienced Post-Silicon Validation Engineer to join the team and play a critical role...  ...silicon platforms Design, implement, and debug validation tests and methodologies for post...  ...experience with Graphics, Media, Display IPs architecture, microarchitecture, and... 
    Full time
    Internship
    Local area
    Immediate start
    Shift work

    Intel Corporation

    Folsom, CA
    8 hours ago
  • $177k - $334k

    1000 Micron Technology, Inc. seeks a SoC Physical Design Engineer to lead implementation of advanced HBM SoC designs from netlist to GDSII. The role involves collaboration across various teams to ensure optimal performance, power, and area (PPA). Applicants should have... 
    Senior

    1000 Micron Technology, Inc.

    Folsom, CA
    2 days ago
  • $75k - $232k

     ...high-performance linear, mixed-signal, power management,...  ...We also license Flash-IP solutions that are incorporated...  ...NVMe controllers that enable the world's leading...  ...comprehensive engineering documentation Participate...  ..., testing, and debugging) ~ Excellent written... 

    Microchip Technology

    Roseville, CA
    3 days ago
  • $111.03k - $156.74k

     ...Development Tools Software Engineer will be focused on Validation...  ...passionate about validation IP and SOC features • Proficiency...  ...High Speed IO interfaces • Debugging and problem solving skills...  ...Assist Debug leads on content enabling and debugging Job Type:... 
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Folsom, CA
    2 days ago
  • UNICO Engineering is hiring a Resident Engineer in Folsom, California, to oversee successful completion of construction projects. Ideal candidate should possess a BS in Construction Management or Engineering, have 10+ years of industry experience, and be a Registered Professional... 
    Senior

    UNICO Engineering

    Folsom, CA
    1 day ago
  • Industrious Ventures is looking for a Senior Electrical Engineer VI in Folsom, CA. The ideal candidate will have over 15 years of experience in electrical hardware design, particularly in aerospace and defense sectors. The role involves leading hardware development for... 
    Senior

    Industrious Ventures

    Folsom, CA
    4 days ago
  •  ...INFRASTRUCTURE The Network Systems Engineer is responsible for the design,...  ...and networked devices that enable both Information Technology (...  ...access controls Develop IP addressing schemes, subnetting...  ...frequency (RF) assessments Analyze signal strength, interference,... 
    Work at office
    Remote work

    SOFFA ELECTRIC INC

    Folsom, CA
    1 day ago
  • A leading defense and aerospace technology company is seeking a Project Engineer III to provide engineering leadership and technical coordination for defense-related programs. You will manage day-to-day engineering tasks while ensuring that project objectives are met.... 
    Senior

    NanoRacks

    Folsom, CA
    17 hours ago
  •  ...maintain simulation models, focusing on solid rocket motor designs and propellant technologies. The role requires heavy expertise in engineering principles, high-level collaboration with structural and thermal systems teams, and a commitment to safety regulations. Qualified... 
    Senior

    Voyager Space Company

    Folsom, CA
    2 days ago
  • $101.15k - $136.85k

    General Dynamics Corporation is seeking a Sr Supplier QA Engineer in Folsom, CA. The candidate will be responsible for verifying supplier compliance with engineering and quality requirements, planning and organizing supplier material inspections, and analyzing corrective... 
    Senior
    Work at office

    General Dynamics Corporation

    Folsom, CA
    1 day ago
  • $128.21k - $208.13k

    HDR is seeking a Senior Geotechnical Engineer in California to lead projects within the Water Business Group. This role involves mentoring staff, conducting geotechnical analysis, and preparing technical reports. A Bachelor’s degree in Civil Engineering and 10 years of... 
    Senior

    HDR

    Folsom, CA
    17 hours ago
  • $130.36k - $211.63k

    HDR is seeking a Senior Transportation Engineer based in Folsom, California, to lead the technical design for transportation projects. The role requires a minimum of 10 years of experience in roadway engineering design, and the candidate must hold a professional engineering... 
    Senior

    HDR

    Folsom, CA
    1 day ago
  • HDR seeks a Senior Civil Engineer in Folsom, CA to lead civil engineering design projects. Candidates should have a Bachelor's in Civil Engineering, a California PE license, and at least 10 years of design experience. The role involves managing project teams, conducting... 
    Senior

    Fashion Institute of Design & Merchandising

    Folsom, CA
    17 hours ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Senior Mixed Signal IP Enablement and Debug Engineer. Be the first to apply!