Lead FPGA Design Engineer

At MITRE, your passion fuels work that impacts our nation and improves lives. This is where your skills strengthen national security, cybersecurity, health, transportation, and citizen services. We’re a nonprofit engineering, applied research, and advanced technology organization working in the public interest. With objectivity and integrity at our core, we lead federally funded research and development centers for U.S. government agencies – collaborating with industry and academia to deliver integrated, high-impact solutions that advance our nation’s health, security, and prosperity. Our people tackle the toughest technical challenges, supported by competitive benefits, meaningful career development, and a culture of innovation, collaboration, and technical excellence. Choose MITRE for a career with purpose — and help shape the future. MITRE’s Electronic Systems Development Department is seeking exceptional FPGA engineers to help solve some of the nation’s most challenging technical problems. Our engineers work at the forefront of microelectronics innovation, developing advanced prototypes and proof-of-concept systems that directly support national security and critical government missions. As part of a highly collaborative, multidisciplinary team, you will contribute to groundbreaking research and development efforts spanning advanced semiconductor technologies, embedded systems, communications, sensing, and signal processing. Our diverse sponsor portfolio provides exposure to a broad range of impactful technical challenges, including: Development of next-generation prototypes leveraging advanced semiconductor process nodes Highly integrated, low Size, Weight, Power, and Cost (SWaP-C) platforms for mission‑critical applications Real‑time communication, sensing, and navigation systems utilizing cutting‑edge FPGA and Software Defined Radio (SDR) technologies Advanced architectures for high‑throughput signal processing and embedded computing Collaboration with world‑class engineers and researchers on projects of national importance Roles & Responsibilities: Architect and develop FPGA and SoC solutions using state‑of‑the‑art devices Lead the design, integration, bring‑up, and testing of custom hardware prototypes Drive development efforts throughout the design lifecycle, from requirements to concept demonstration Implement and optimize advanced algorithms in hardware and software on embedded platforms Lead project teams and mentor junior engineers Interface with sponsors and build relationships for future programs and task Evaluate and incorporate emerging technologies into next‑generation prototype systems Basic Qualifications: Typically requires a minimum of 8 years of related experience with a Bachelor’s degree in electrical engineering, computer engineering, or a related field or 6 years and a Master’s degree in electrical engineering, computer engineering, or a related field Experience with design background in one or more RTL languages, including VHDL, Verilog, and/or SystemVerilog Experience leading RTL design, simulation, synthesis, timing closure, and verification methodologies Experience using EDA tool suites from industry leaders such as Cadence, Synopsys, Siemens, AMD (Xilinx), and Intel (Altera). Experience designing and deploying solutions using advanced FPGA and SoC devices Experience developing and integrating complex embedded hardware systems Deep understanding and application of best practices for design, verification, test, and deployment Experience integrating third‑party IP and using verification IP Proficiency with scripting and automation tools such as Python, TCL, CMake, or similar Experience leading technical efforts and small engineering teams Excellent written and verbal communication skills Experience working with EDA vendors and third‑party IP providers Must be eligible to obtain and maintain a Top Secret U.S Government issued Security Clearance. Per the U.S. Government’s eligibility requirements, you must be a U.S Citizen to be considered for a security clearance. This position requires a minimum of 4 days a week on‑site Preferred Qualifications: Active Secret or Top Secret DoW clearance Experience working directly with sponsors and managing project execution within national security programs Experience with advanced reconfigurable SoC platforms, including AMD Xilinx MPSoC, RFSoC, Versal, and Intel Agilex SoC devices Expertise spanning the complete digital design lifecycle, including architecture, implementation, verification, testing, documentation, and configuration management Strong understanding of processor interfaces, memory‑mapped architectures, and interrupt‑driven systems Knowledge of microelectronics, digital circuits, and transistor‑level design concepts Demonstrated leadership in verification methodologies, including UVM and OVM This requisition requires the candidate to have a minimum of the following clearance(s): None This requisition requires the hired candidate to have or obtain, within one year from the date of hire, the following clearance(s): Top Secret Salary compensation range and midpoint: $156,400 - $195,500 - $234,600 Annual Work Location Type: Onsite It is unlawful in Massachusetts to require or administer a lie detector test as a condition of employment or continued employment. An employer who violates this law shall be subject to criminal penalties and civil liability. Commitment to Non-Discrimination All qualified applicants will receive consideration for employment without regard to disability, status as a protected veteran or any other status protected by applicable federal, state, local or international law. MITRE intends to maintain a website that is fully accessible to all individuals. If you are unable to search or apply for jobs and would like to request a reasonable accommodation for any part of MITRE’s employment process, please email View email address on click.appcast.io for general support and View email address on click.appcast.io for intern positions. This service is for individuals requiring reasonable accommodation requests. Please note that vendor solicitations will not receive a reply. Benefits information may be found here. Copyright © 1997-2026, The MITRE Corporation. All rights reserved. MITRE is a registered trademark of The MITRE Corporation. Material on this site may be copied and distributed with permission only. #J-18808-Ljbffr MITRE