Senior FPGA Silicon Validation Engineer (San Jose)
Full-time
Lattice
A leading provider of programmable logic solutions in San Jose seeks a Silicon Design Validation Engineer with over 8 years of experience. The successful candidate will validate FPGA building blocks and characterize high-speed interface performance. Responsibilities include developing validation plans, analyzing data, and leading a small team. The role offers a salary range of $144,000 to $180,000 plus bonus and equity options, underscoring our commitment to employee success and innovation.
#J-18808-Ljbffr
Vacancy posted more than 2 months ago
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to Senior FPGA Silicon Validation Engineer (San Jose). Be the first to apply!
Related searches
- senior fpga design engineer San Jose, CA
- validation consultant San Jose, CA
- senior validation engineer San Jose, CA
- computer system validation engineer San Jose, CA
- senior verification engineer San Jose, CA
- validation specialist San Jose, CA
- soc design verification engineer San Jose, CA
- verification engineer San Jose, CA
- design verification engineer San Jose, CA
- senior design verification engineer San Jose, CA