Analog Layout Design Engineer

Role and Impact Intel is seeking a passionate and skilled Analog Layout Design Engineer to join our diverse and inclusive team. As a critical contributor to our design ecosystem, you will drive the creation and optimization of complex layouts for analog signal circuits, ensuring that our designs meet stringent performance, area, and reliability requirements. Your work will directly impact Intel's cutting‑edge technologies, enabling the development of innovative solutions that empower businesses and transform industries. In this collaborative role, you will work with cross‑functional teams, including analog circuit design, process technology, and package design, to deliver layouts that are efficient, robust, and aligned with our high standards of excellence. We welcome candidates from all backgrounds who are eager to contribute to groundbreaking advancements while expanding their expertise in layout methodologies. What You’ll Do Design complex layouts of analog signal circuits based on detailed design specifications. Conduct a comprehensive set of design verification checks, including process design rules, electron migration, voltage drop (IR), ESD, and other reliability assessments. Develop and analyze floorplans, power grids, ESD structures, and bump layouts to meet performance and electrical requirements. Perform floor planning and detailed signal planning for complex analog circuits, ensuring optimization for area, power, reliability, and performance. Drive the development and implementation of innovative analog layout methodologies to improve productivity and layout quality. Troubleshoot issues related to design, tools, flows, and methodologies utilized in analog layout design. Collaborate closely with cross‑disciplinary teams to meet design specifications, align on requirements, and negotiate layout tradeoffs. Behavioral Traits That We Are Looking For Collaboration: Works effectively in team environments and seeks input from others. Learning Agility: Demonstrates curiosity and quickly adapts to new tools, technologies, and concepts. Attention to Detail: Carefully reviews work to ensure accuracy and quality. Problem Solving: Approaches technical challenges with structured thinking and persistence. Accountability: Takes ownership of assigned tasks and follows through on deliverables. Communication: Clearly shares ideas and asks questions when clarification is needed. Growth Mindset: Open to feedback and continuously improving skills. Why Join Us Work on cutting‑edge semiconductor technologies. Learn from experienced engineers and mentors. Opportunities for career growth and technical development. Collaborative, inclusive engineering culture. Intel invests in our people and offers a complete and competitive package of benefits employees and their families through every stage of life. See Intel Benefits for more details. Qualifications The minimum qualifications to be initially considered for this position are: Bachelor’s degree or equivalent experience in Electrical Engineering, Computer Engineering, or a related field of study with 3+ years of experience, or a Master’s degree in the same field with 2+ years of experience. Analog device and metal layout fundamentals, including analog/mixed‑signal fundamentals. Cadence Virtuoso Layout Suite and Calibre/ICV DRC for design and verification tasks. CMOS technologies and high-voltage rules. Floor planning and hierarchical layout planning for analog and mixed‑signal blocks. Conducting performance verification for layouts and debugging layout‑related issues. Preferred qualifications are considered a plus. Strong understanding of analog layout effects including mismatch, parasitics, IR drop, electromigration, and coupling, and their impact on circuit performance. Apply best practices for common‑centroid, interdigitation, and symmetry‑based layouts to minimize mismatch and variation. Evaluate and mitigate process variations and gradient effects across sensitive analog blocks. Ensure robust layout through parasitic‑aware design, working closely with extraction and simulation teams. Debug layout‑related issues by correlating LVS, DRC, extraction, and silicon behavior. Optimize layouts for noise isolation, shielding, and signal integrity, especially in mixed‑signal environments. Job Type Experienced Hire Shift Shift 1 (United States of America) Primary Location US, Oregon, Hillsboro Additional Locations US, Texas, Austin Benefits We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel. Annual Salary Range for jobs which could be performed in the US: $122,440.00 - $172,860.00 USD Work Model for this Role This role will be eligible for our hybrid work model which allows employees to split their time between working on‑site at their assigned Intel site and off‑site. Posting Statement All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance. #J-18808-Ljbffr Intel