Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Senior Formal Verification Engineer

$136k - $218.5k

NVIDIA

NVIDIA has been transforming computer graphics, PC gaming, and accelerated computing for more than 25 years. It’s a unique legacy of innovation that’s fueled by great technology—and amazing people. Today, we’re tapping into the unlimited potential of AI to define the next era of computing. An era in which our GPU acts as the brains of computers, robots, and self-driving cars that can understand the world. Doing what’s never been done before takes vision, innovation, and the world’s best talent. As an NVIDIAN, you’ll be immersed in a diverse, supportive environment where everyone is inspired to do their best work. Come join the team and see how you can make a lasting impact on the world.As a Formal Verification Engineer at NVIDIA, you will verify the build and implementation of the industry's leading GPUs. In this position, your responsibilities will be to verify the micro-architecture using formal verification tools, define the verification scope, and ensure correctness. You will employ sophisticated formal techniques to acquire sufficiently bounded proofs while working with architects, designers, and pre- & post-silicon verification teams to accomplish your tasks. You will efficiently complete the formal verification effort for the entire project cycle, delivering high-quality results on schedule, and clearly conveying those results to the team.What you will be doing:Identify key behaviors for verification to write clear testplans for sophisticated designs.Implement testplans using the latest formal techniques, including the development of environment assumptions, assertions, and cover properties.Develop abstraction models to overcome complexity challenges and acquire full proofs, or bounded proofs with sufficient coverage.Drive formal tools to realize their best performance.Debug RTL to identify causes of failure scenarios.Contribute to flow and script development to improve team efficiency.Articulate formal verification coverage to partners.What we need to see:BS/MS/PhD or equivalent experience in CS/CE/EE/Mathematics with 5+ years of experience.Understanding of GPU/CPU architectures and engineering work flows.Experience with Verilog / System Verilog HDLs and able to understand sophisticated RTL quickly.Experience with formal tools and knowledge of formal verification methodologies.Able to implement abstraction techniques for effective verification.Strong analytical skills to tackle sophisticated problems.Excellent command of scripting using TCL, Perl, and/or Python.Excellent written and verbal communication.Able to optimally collaborate and work in a distributed team!Widely considered to be one of the technology world’s most desirable employers, NVIDIA offers highly competitive salaries and a comprehensive benefits package. As you plan your future, see what we can offer to you and your family Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 136,000 USD - 218,500 USD for Level 3, and 168,000 USD - 264,500 USD for Level 4.You will also be eligible for equity and benefits.Applications for this job will be accepted at least until September 27, 2026.This posting is for an existing vacancy. NVIDIA uses AI tools in its recruiting processes.NVIDIA is committed to fostering an inclusive work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.SummaryLocation: US, CA, Santa Clara; US, TX, AustinType: Full time

Vacancy posted 2 days ago
Similar jobs that could be interesting for youBased on the Senior Formal Verification Engineer in Santa Clara, CA vacancy
  • $220.92k - $311.89k

     ...s AI SoC organization is driving innovation in next-generation ASICs for AI applications across edge and cloud. As a Senior Formal Verification Engineer, you will play a critical role in ensuring the functional correctness of complex digital designs using advanced formal... 
    Senior
    Full time
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    4 days ago
  •  ...ChipAgents, a forefront AI-enabled semiconductor verification company, seeks a Formal Verification Engineer to join our core product and research team. You will develop formal properties and testplans, build abstractions, and drive convergence with advanced formal tools... 
    Senior

    ScOp Venture Capital LLC.

    San Jose, CA
    5 days ago
  • $200k - $300k

     ...Role Overview We are looking for a talented Senior Formal Verification Engineer to define, own, and scale the formal verification effort that hardens Velaura's next-generation Physical AI SoC. You will apply formal methods to the hardest correctness problems in the... 
    Senior
    Flexible hours

    Velaura AI, Inc.

    Santa Clara, CA
    1 day ago
  •  ...Qualcomm Technologies, Inc. is seeking a senior verification engineer to join the CPU group in Santa Clara. You will sharpen formal verification skills on high‑end processor designs and drive end‑to‑end verification from architecture to micro-architecture. The role... 
    Senior

    Qualcomm

    Santa Clara, CA
    1 day ago
  •  ...Velaura AI, Inc. seeks a Senior Formal Verification Engineer to define, own, and scale the formal verification program for its next-generation Physical AI SoC. You will prove correctness exhaustively, tame state-space explosion, and collaborate with architects, RTL, and... 
    Senior
    Flexible hours

    Velaura AI, Inc.

    Santa Clara, CA
    5 days ago
  •  ...Senior Staff Formal Verification Applications EngineerSynopsys is the leader in engineering solutions from silicon to systems, enabling customers to rapidly innovate AI-powered products. We deliver industry-leading silicon design, IP, simulation and analysis solutions,... 
    Senior

    Synopsys

    Sunnyvale, CA
    1 day ago
  • $163k - $237k

    Define and drive the formal verification sign-off approach across complex IP and SoC designs, utilizing advanced formal techniques.Architect...  ...and sign-off metrics.Guide logic designers and verification engineers to effectively incorporate formal methods into their workflows... 
    Worldwide

    Google

    Sunnyvale, CA
    2 days ago
  • $100k

     ...a commitment to solving hard problems. We are growing our team and looking for contributors of all seniorities.Tenstorrent is looking for a Formal Verification Engineer to help ensure the correctness of our next generation of high-performance RISC-V CPUs and AI compute... 
    Permanent employment

    Tenstorrent

    Santa Clara, CA
    4 days ago
  • $150k - $350k

     ...ChipAgents is revolutionizing chip design and verification with agentic-AI workflows. Founded by experts in AI and semiconductor...  .... Role Overview We are seeking a highly capable Formal Verification Engineer to join our core product and research team. You will work... 
    Shift work

    ScOp Venture Capital LLC.

    San Jose, CA
    1 day ago
  •  ...NVIDIA Corporation in Santa Clara, CA is seeking a Formal Verification Engineer for new college graduates (2026). You will verify processor and accelerator designs using formal methods, write assertions, and debug counterexamples, collaborating with RTL designers and... 

    NVIDIA

    Santa Clara, CA
    5 days ago
  • $100k - $166.75k

    ## Formal Verification Engineer - New College Grad 2026Applylocations: US, CA, Santa Claratime type: Full timeposted on: Posted Todayjob requisition id: JR2020837Today, NVIDIA is tapping into the unlimited potential of AI to define the next era of computing. An era in... 

    NVIDIA

    Santa Clara, CA
    3 days ago
  • $147.9k - $221.9k

     ...Company Qualcomm Technologies, Inc. Job Area Engineering Group, Engineering Group CPU Engineering General Summary...  ...design team? Are you interested in the application of formal methods to the verification of application processors? In contributing to the... 
    Work experience placement
    Work from home

    MaC VC

    Santa Clara, CA
    3 days ago
  •  ...Adaptive and Embedded Computing Group (AECG) seeks a Senior Staff Silicon Design Verification Engineer to provide technical leadership and expertise in the...  ...architecting, developing, and utilizing simulation and/or formal-based verification environments at both block and SoC... 
    Senior
    Night shift

    AMD

    San Jose, CA
    4 days ago
  • $158.5k - $321k

     ...Senior ASIC Verification Engineer This role has been designed as 'Hybrid' with a requirement that you will work on average 2 days per week from an...  ...development. You will use state‑of‑the‑art tools for doing formal verification, code coverage analysis, gate sims, and more... 
    Senior
    Work experience placement
    Work at office
    Local area
    2 days per week

    Hewlett Packard Enterprise

    Sunnyvale, CA
    13 hours ago
  • $129.2k - $209k

     ...that drives great outcomes.Job SummaryYour Career As a Design Verification engineer on the ASIC team, you will ensure that the ASICs in our...  ...work on diverse platforms including simulation, emulation, formal verification, and silicon validation. We expect office-based... 
    Senior
    Full time
    Casual work
    Work at office

    Palo Alto Networks

    Santa Clara, CA
    1 day ago
  • $164.47k - $311.89k

     ...Details:Job Description: About the RoleIntel is seeking a Senior Design Verification Engineer for the Silicon Chassis team. In this role, you will own...  ...across teamsDrive convergence of simulation and formal verification into unified bug hunting and coverage closure... 
    Senior
    Full time
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    4 days ago
  • $167.7k - $245.2k

     ...the future of the digital world.Your ImpactAs an ASIC Design Verification Engineer, you will play a critical role in developing Cisco’s...  ...platforms such as Veloce, Palladium, Zebu, or HAPS.Knowledge of formal verification tools (e.g., IEV or VC Formal).Domain knowledge... 
    Senior
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    4 days ago
  •  ...want to talk to you. What you'll do As a founding Senior ASIC Design Verification Engineer, you will own verification of the AI Persimmons...  ...Drive coverage closure using code, functional, and formal coverage, applying formal verification where it is most... 
    Senior
    Flexible hours

    Persimmons, Inc.

    San Jose, CA
    3 days ago
  • $130k - $221k

     ...communicate and advance faster than ever.About the Role As a Senior Design Verification Engineer, you will develop and support the tools, automation, and...  ...tools such as Fusion Compiler, Innovus, PrimeTime, or Formality.Experience with parasitic extraction tools such as... 
    Senior
    Full time
    Local area
    Immediate start

    Micron

    San Jose, CA
    3 days ago
  • $200k - $300k

     ...Role Overview We are looking for talented Design Verification Engineers to help verify and deliver Velaura’s next-generation Physical AI SoC...  ...verification environments using SystemVerilog, UVM, C/C++, assertions, formal verification, emulation, and related methodologies.... 
    Senior
    Flexible hours

    Velaura AI, Inc.

    Santa Clara, CA
    1 day ago
  • $153.5k - $310.5k

    ## Senior Design Verification EngineerApplylocations: Sunnyvale, California, United States of Americatime...  ...**Senior** **Design Verification Engineer** with specialized knowledge and experience...  ...2C, SPI, or UART.* Experience with **formal verification** tools and techniques (... 
    Senior
    Work experience placement
    Work at office
    2 days per week

    Hewlett Packard Enterprise

    Sunnyvale, CA
    2 days ago
  • $167.7k - $245.2k

     ...future of the digital world. Your Impact As an ASIC Design Verification Engineer, you will play a critical role in developing Cisco’s...  ...platforms such as Veloce, Palladium, Zebu, or HAPS. Knowledge of formal verification tools (e.g., IEV or VC Formal). Domain... 
    Senior
    Full time
    Temporary work
    Local area
    Flexible hours

    Cisco Systems, Inc

    San Jose, CA
    2 days ago
  • $200k

     ...Design Verification Engineer We are looking for talented Design Verification Engineers to help verify and deliver Velaura's next-generation...  ...verification environments using SystemVerilog, UVM, C/C++, assertions, formal verification, emulation, and related methodologies.... 
    Senior
    Flexible hours

    Auradine

    Santa Clara, CA
    3 days ago
  • $167.7k - $245.2k

     ...future of the digital world. Your Impact As an ASIC Design Verification Engineer, you will play a critical role in developing Cisco’s...  ...platforms such as Veloce, Palladium, Zebu, or HAPS. Knowledge of formal verification tools (e.g., IEV or VC Formal). Domain... 
    Senior
    Full time
    Temporary work
    Local area
    Flexible hours

    020 Cisco Systems, Inc.

    San Jose, CA
    3 days ago
  • $138k - $197k

    Plan the formal verification strategy, create the properties and constraints for the digital design blocks.Utilize formal property verification...  ....Minimum qualifications:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field... 
    Worldwide

    Google

    Sunnyvale, CA
    2 days ago
  • $160k - $275k

     ...availability. We build the full stack—from silicon and rack design through compilers, kernels, and ML models. We are seeking a Formal Verification Engineer to bring rigorous mathematical guarantees to our hardware and software at every layer of the stack.What You'll Do... 
    Daily paid
    Full time
    Work experience placement
    Work at office
    Local area
    Remote work
    Monday to Friday
    Flexible hours
    Shift work

    MatX

    Mountain View, CA
    2 days ago
  •  ...Formal Verification - AI/ML Engineer Apple's Hardware Technologies Formal Verification team is seeking an AI/ML Engineer to work at the intersection of Artificial Intelligence and Formal Verification. In this role, you will explore, prototype, and build AI-powered... 

    Apple

    Cupertino, CA
    1 day ago
  • $150k - $250k

    Job Title: Senior ASIC Verification EngineerJob Location: Santa Clara, CA or Boston, MACompensation: $150K - $250K base DOE plus equityRequirements...  ...are seeking a highly skilled Senior ASIC Verification Engineer to join our dynamic team. This role is pivotal in ensuring... 
    Senior

    CyberCoders

    Santa Clara, CA
    1 day ago
  •  ...Job Description: About the Role SiFive is looking for a Senior Design Verification Engineer to drive verification of high-performance CPU core functionality...  ...or ordering‑sensitive CPU behavior. Familiarity with formal verification, emulation, or acceleration for high‑risk... 
    Senior

    SiFive

    Santa Clara, CA
    3 days ago
  • $136k - $218.5k

    NVIDIA is seeking an exceptional Senior SoC ASIC Verification Engineer to confirm the functionality of the world’s most powerful AI-enabled SoCs. These SoCs power self-driving cars, gaming consoles, and automated machines. NVIDIA operates as a “learning machine,” constantly... 
    Senior
    Full time
    Worldwide

    Nvidia

    Santa Clara, CA
    5 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Senior Formal Verification Engineer. Be the first to apply!