DFT Design Engineer - SoC/ASIC Test & MBIST Expert
Cadence
Cadence in Austin, Texas is searching for an SoC/ASIC Digital Design Engineer with a focus on Design for Test (DFT). Candidates should possess 2-10 years of experience, along with expertise in scan chain insertion and automatic test pattern generation (ATPG). This position requires a self-driven individual with strong problem-solving skills who can work effectively in a collaborative team environment. US citizenship is required to apply. #J-18808-Ljbffr Cadence
- Cadence Design Systems is seeking a DFT Design Engineer in Austin, Texas, to engage in digital design focusing on Design for Test (DFT). Applicants must have 2-10 years of relevant experience... ...proficient in scan chain insertion, MBIST, and automatic test pattern generation...Suggested
- Cadence Design Systems, Inc. is looking for a SoC/ASIC Digital Design Engineer in Austin, Texas. This role requires experience in Design for Test (DFT), including skills in scan chain insertion and Automatic Test Pattern Generation (ATPG). The ideal candidate should have...Suggested
- ...of enabling human life on Mars. SR. SOC/ASIC PHYSICAL DESIGN ENGINEER (SILICON ENGINEERING) At SpaceX we’... ...users worldwide. We design, build, test, and operate all parts of the system... ...circuit and physical design Knowledge of DFT/Scan/MBIST/LBIST and understanding of their...SuggestedPermanent employmentWorldwideWeekend work
$170k - $200k
...Experience: 5-8 years (DFT specialization... ...an experienced DFT Engineer to innovate and own design‑for‑test (DFT) methodologies... ...digital and mixed‑signal SoCs. This hands‑on role... ...DFT on ATE, ATPG, MBIST, JTAG ASIC DFT, synthesis,... ...controllers, MBIST, TAP) Expert use of EDA tools:...SuggestedFull timeRelocationVisa sponsorship- ...US citizenship required. We are looking for an SoC/ASIC Digital Design Engineer with experience in Design for Test (DFT). An intimate knowledge and experience in scan... ...scan technologies, memory built‑in self‑test (MBIST) and automatic test pattern generation (ATPG) is...Suggested
- SPACE EXPLORATION TECHNOLOGIES CORP in Austin, TX is seeking a Sr. SOC/ASIC Physical Design Engineer to work on next-generation silicon for space and ground infrastructures. The ideal candidate should have 5+ years of experience in ASIC and physical design flow development...
- NVIDIA Gruppe in Austin, Texas, is seeking an ASIC Design Engineer to join the System-On-Chip group. You will influence system-level IP and performance across GPUs and SOCs, defining methodologies and delivering RTL for optimal performance. The role requires a Bachelor...
- Encore Semi Llc in Austin, Texas, is looking for a talented Physical Design Engineer to join their Advanced Microelectronics team. The role involves implementing complex ASIC and SoC designs, ensuring they meet rigorous performance targets essential for national security...
- ...group, you'll contribute to designing, optimizing, and... ...chips and system-on-chips (SoC). Your role will be pivotal... ...Description As a Cellular ASIC Design Engineer, you'll develop and optimize... ...design production- Drive DFT (Design for Test) methodology improvements...
$116k - $189.75k
NVIDIA is looking for an SOC Design Engineer with proven hardware design and methodology expertise to join our world‑class team to help amplify... .... Ways to stand out from the crowd: Prior experience in ASIC verification. Knowledge of Clocks/Resets design and verification...- SpaceX is looking for a motivated SR. SOC/ASIC PHYSICAL DESIGN ENGINEER in Austin, Texas. Your role involves developing cutting-edge silicon for Starlink, collaborating with cross-disciplinary teams, and driving implementation of advanced physical design methodologies....
$136k - $264.5k
NVIDIA Corporation is looking for an ASIC Design Engineer to join their System-On-Chip (SOC) group. This role involves defining methodologies, developing RTL, and providing support for system-level IP, ensuring high-quality design through RTL checks and debugging. Ideal...- ...Technologies group, you’ll help design and manufacture our next-... ...with their devices.The DFT Design Verification Engineer will be on a team which is... ...various checks Implementing test benches, generating advised... ...large processors and/or GPU/SOC designs Hands‑on experience...
- NVIDIA Corporation in Austin, Texas is seeking a motivated ASIC Physical Design Engineer to play a crucial role in the development of high-frequency CPUs and GPUs. This position requires a Master's or PhD in Electrical or Computer Engineering along with hands-on experience...
$136k - $218.5k
...Requisition ID: JR2008535 Job Category: Engineering Time Type: Full time Join the NVIDIA System-On-Chip (SOC) group as an ASIC Design Engineer and make a broad impact. You will... ...Prior design on system level IP (Clocks/DFT/Resets) Experience developing methodologies...Full time$164.47k - $232.19k
...Revolution. Intel’s AI SoC organization develops cutting... .... If you are an engineer with strong technical and... ...You’ll Do As an RTL Design Engineer, you’ll develop... ...and resolve failing RTL tests to ensure feature correctness... ...and implementation for ASIC/SoC development...Local areaImmediate startShift work$136k - $212.75k
Senior ASIC Physical Design Engineer, Netlisting page is loaded## Senior ASIC Physical Design Engineer, Netlistinglocations... ...-frequency and low-power CPUs, GPUs, SoCs at block level, cluster level, and/or... ...-solving skills.* Background in DFT timing closure for various modes e.g....Shift work- Join the NVIDIA System‑On‑Chip (SOC) group as an ASIC Design Engineer. What you’ll be doing: Be an integral part of the team defining, developing, and delivering... ...programming Prior design on system‑level IP (clocks/DFT/resets) Experience developing methodologies used by...
$232.19k
Overview As a SoC Logic Design Engineer at Intel, you will play a pivotal role in shaping the future of... ...plans and ensure correctness of tested design features. Resolve RTL test failures... ...solutions across product enablement, custom ASIC, and foundry enablement. Posting...Shift workNight shift- A leading technology company in Austin is seeking an ASIC Design Engineer to join their team. The role focuses on defining and delivering methodologies for system-level IP, requiring a strong academic background in digital design and computer architecture. Candidates should...
$116k - $189.75k
Overview The NVIDIA System‑On‑Chip (SOC) group is looking for an entry level ASIC Verification Engineer! In this position you will have... ...for the corresponding design (RTL). For this position, you should... ..., develop and carry out the test plan to verify the design. Create...- ## ASIC Design Verification EngineerAustin,Texas,United StatesFind out how... ...:****ASIC Design Verification Engineer** **Austin, Texas****This is... ...verification experience in IP, ASIC, SoC. Deep, practical experience... ...:**Experience developing full test plans and directed/randomized...Temporary workWorldwide
$180k - $220k
...world-class team of scientists, engineers, and business professionals... ...is seeking a Principal ASIC Designer to lead the development of critical... ..., RTL development, testing, and integration. Manage schedules... ...engineering, specifically in ASIC/SoC environments. Qualifications...Temporary work- NVIDIA Gruppe is seeking an SOC Design Engineer in Austin, Texas, to develop and deploy tools for engineering. This role requires expertise in hardware design principles and proficiency in Verilog and scripting languages like Python. The ideal candidate will have at least...
- Tokyo Electron America, Inc. is seeking a Senior ASIC Design Engineer to support the design, layout, and verification of VLSI test chips, using Python to automate EDA workflows and collaborating with cross‑functional teams on custom ASIC projects. Responsibilities Support...Work at office
- A leading technology company in Austin is seeking an ASIC STA Engineer to manage timing constraints throughout the SoC design process. Responsibilities include timing sign-off, developing STA flows, and collaboration with various teams to ensure timing closure. Ideal candidates...
$116k - $189.75k
...lasting impact on the world.We are now looking for a motivated ASIC Physical Design Engineer, Netlisting to join our dynamic and growing team. If you... ...design of high-frequency and low-power CPUs, GPUs, SoCs at block level, cluster level, and/or full chip level, with...$106.5k - $162k
A leading semiconductor foundry in Austin, TX is seeking a Senior Engineer, Physical Design (ASIC/SoC Place & Route). This role involves the entire APR implementation flow from RTL-to-GDS, working in a hybrid model with 4 days in the office. Candidates should have a Master...Work at office$141.91k - $200.34k
About the Role Join the Design Technology Platform (... ...as part of the X-Chip SoC Full-Chip Integration team... ...the early lead vehicle test chips. Establish,... ...with industry-leading experts across design and manufacturing... ...s degree in electrical engineering or related field with a...Work experience placementLocal areaShift work$136k - $264.5k
A leading AI technology firm is seeking a motivated Senior ASIC Physical Design Engineer to drive physical design of high-frequency and low-power CPUs, GPUs, and SoCs. Responsibilities include managing timing convergence, conducting netlist quality checks, and utilizing...
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to DFT Design Engineer - SoC/ASIC Test & MBIST Expert. Be the first to apply!
- design verification engineer Austin, TX
- senior design verification engineer Austin, TX
- soc design verification engineer Austin, TX
- senior software design engineer Austin, TX
- product engineering manager Austin, TX
- product design engineer Austin, TX
- design assurance engineer Austin, TX
- lead product engineer Austin, TX
- soc design engineer Austin, TX
- new product engineer Austin, TX

