Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Senior SI Engineer: High-Speed Serdes & Starlink Satellites

InvestedintheMission

SpaceX is seeking a Senior Signal Engineer for SERDES and power integrity on Starlink payloads. You will own SI/PI across the hardware lifecycle, from silicon evaluation to PCB layout oversight, and drive troubleshooting and verification with teams spanning RF, ASIC, software, and packaging. You will define design processes, select components, and lead lab signoffs while spreading knowledge across the Starlink program. #J-18808-Ljbffr InvestedintheMission

Vacancy posted 2 days ago
Similar jobs that could be interesting for youBased on the Senior SI Engineer: High-Speed Serdes & Starlink Satellites in Palo Alto, CA vacancy
  •  ...the ultimate goal of enabling human life on Mars.SR. SI/PI ENGINEER - SERDES, SATELLITES (STARLINK)SpaceX is leveraging its experience in building...  ...Gbps) SERDES, DSPs, retimers, and optoelectronicsHigh-speed and high-bandwidth memory interfaces (DDR4, LPDDR5, GPDDR6, QSPI... 
    Senior
    Permanent employment
    Temporary work
    Worldwide
    Weekend work

    SpaceX

    Palo Alto, CA
    4 days ago
  • $115k - $155k

     ...enabling human life on Mars. SR. SIGNAL ENGINEER - SERDES, SATELLITES (STARLINK) SpaceX is leveraging its experience...  ...Engineering team, you'll have SI and PI ownership throughout the entire...  ..., retimers, and optoelectronics High-speed and high-bandwidth memory interfaces... 
    Senior
    Permanent employment
    Temporary work
    Worldwide
    Weekend work

    InvestedintheMission

    Palo Alto, CA
    2 days ago
  • Majestic Labs is seeking a Senior SI/PI Engineer to own end-to-end signal and power integrity for high-speed interconnects, from architecture through production. You will tackle SerDes interfaces (224G class), PCIe, and memory links, driving design closure with cross-functional... 
    Senior

    Majestic Labs ai

    Los Altos, CA
    5 days ago
  • Majestic Labs is seeking a Senior Signal Integrity (SI) and Power Integrity (PI) Engineer to own end-to-end electrical link performance for high-speed interconnects—from architecture and pre-silicon...  ...You will drive SI/PI closure for SerDes, PCIe Gen5/Gen6, and memory... 
    Senior

    Socket.dev

    Los Altos, CA
    5 days ago
  • SpaceX is seeking a Signal Integrity Engineer for Starlink payloads, focusing on SI ownership across the hardware lifecycle. You’ll evaluate silicon architecture...  ...design, and PCB layout oversight to ensure reliable high-speed links from die to die. You will work with RF, ASIC,... 
    Suggested

    Future Ventures

    Palo Alto, CA
    2 days ago
  • SpaceX is seeking a Sr. Signal and Power Integrity Engineer for Starlink satellites. You will own SI and PI across the hardware lifecycle, collaborating with...  ..., 3D EM experience, and a track record in high-speed signaling and power integrity for advanced satellite... 
    Senior

    SPACE EXPLORATION TECHNOLOGIES CORP

    Palo Alto, CA
    5 days ago
  • SpaceX is seeking a Sr. Signal and Power Integrity Engineer for Starlink payloads. You will own SI/PI across the hardware life cycle, interfacing...  ..., software, and production teams to deliver high-speed, power-aware satellite hardware. You will define materials, channel architectures... 
    Senior

    SpaceX

    Palo Alto, CA
    5 days ago
  •  ...leading semiconductors company is seeking a Signal Integrity Engineer in Santa Clara, CA. The role involves ensuring product reliability...  ...signal integrity tools. Responsibilities include simulating high-speed channels, collaborating with cross-functional teams, and... 
    Senior

    AMD

    Santa Clara, CA
    5 days ago
  • OSI Engineering is partnering with a client to hire a Senior System Signal Integrity Engineer. The role focuses on high-speed digital designs and cutting-edge consumer hardware, with emphasis on Si analysis, SerDes optimization, and cross-functional collaboration. The... 
    Senior

    OSI Engineering

    Cupertino, CA
    5 days ago
  • SpaceX is seeking a Signal Integrity Engineer for Starlink payload hardware. You will own SI across the product life cycle, from silicon evaluation to board layout...  ...teams to architect new hardware using advanced SERDES, memory interfaces, and power delivery strategies.... 

    SpaceX

    Palo Alto, CA
    2 days ago
  • SpaceX is seeking a Signal Integrity Engineer on Starlink's Payload Engineering team to own SI across the hardware life cycle. You will work at the intersection...  ...analysis, and verification processes for advanced satellite hardware. You will collaborate with RF, ASIC,... 

    SPACE EXPLORATION TECHNOLOGIES CORP

    Palo Alto, CA
    5 days ago
  •  ...technology company is seeking a Signal Integrity Engineer in Santa Clara, CA to analyze and validate the complex interconnects of high-speed channels. The ideal candidate will have a...  .... Responsibilities include modeling SerDes channels, performing signal integrity analysis... 
    Senior

    Advanced Micro Devices

    Santa Clara, CA
    5 days ago
  • $168k - $264.5k

    We are now looking for a Senior Validation Engineer in the DGX Server Product Engineering Team. In...  ...or BSCE or equivalent experienceHigh speed IO validation6+ years or more of experience...  ...Oscilloscopes (Digital Multi Meter)High-speed SERDES validation experience (50GBaud/s and... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    1 day ago
  •  ...CA is seeking a Sr. Signal Integrity/Power Integrity Engineer to design, analyze, and validate high-speed channels and power-aware systems for next-generation...  ...silicon, PCB, and packaging teams to meet demanding SI/PI requirements. You will apply SI/PI methods, drive... 
    Senior

    Advanced Micro Devices

    Santa Clara, CA
    5 days ago
  •  ...seeking a Sr. Signal Integrity/Power Integrity Engineer to ensure industry-leading reliability and efficiency in next-generation high-speed systems. You will design, analyze, model...  ...teams and external partners, perform SI/PI simulations with Keysight ADS, Cadence Sigrity... 
    Senior

    AMD

    Santa Clara, CA
    5 days ago
  • DensityAI is hiring a board-level physical design engineer in Mountain View to own the layout,...  ...silicon modules. You will manage high-speed routing, impedance, and large fine-pitch BGA escape while coordinating with SI, PI, packaging, and fab partners. You will... 
    Senior

    DensityAI

    Mountain View, CA
    2 days ago
  • $150k - $245k

     ...enabling human life on Mars.SR. ELECTRICAL DESIGN ENGINEER, SATELLITE PAYLOAD (STARLINK)The Starlink team designs, builds, and...  ...drive them. Common design elements include high power mixed-signal ASICs, cutting edge PAM4 SerDes, fully custom RF front ends and antenna elements... 
    Senior
    Permanent employment
    Temporary work
    Weekend work

    SpaceX

    Palo Alto, CA
    4 days ago
  • Tenstorrent is seeking a senior High Speed Interconnect / Signal Integrity Engineer to design and validate high‑bandwidth links for large AI systems. You will define interconnect architectures and qualify copper and optical transceivers up to 1.6T. The role is on-site... 
    Senior

    Tenstorrent

    Santa Clara, CA
    5 days ago
  • $168k - $258.75k

     ...us today.We are now looking for a Senior High-Speed IO (HSIO) Validation Engineer!What you will be doing:Own HSIO (PCIe...  ...Logic analyzers) and Hands-on Post-Si bring up, functional validation,...  ...Silicon characteristics and high speed/SERDES functional validationExperience... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    1 day ago
  •  ...Sr. Signal and Power Integrity Engineer for Starlink payload hardware. You will own SI/PI across the life cycle, collaborating...  ...teams to architect and validate high‑speed channels and PDN solutions....  ...experience in 3D EM, high‑speed SERDES, and power integrity, with a... 
    Senior

    United States Digital Space LLC

    Palo Alto, CA
    5 days ago
  •  ...career. THE ROLE: As a Signal Integrity Engineer in Networking Technology &...  ...validating the complex interconnects of high-speed Serializer/Deserializer (SerDes) channel.THE PERSON:In this role,...  ...Ethernet, DDR, etc.)Proficiency in SI simulation tools (Keysight ADS, Cadence... 
    Senior

    AMD

    Santa Clara, CA
    1 day ago
  • NVIDIA Gruppe is seeking a Senior Signal Integrity Engineer in Santa Clara, California. This role focuses on designing high-frequency channels for advanced technologies. The ideal candidate will have strong skills in electromagnetics and a proven record of successful design... 
    Senior

    NVIDIA Gruppe

    Santa Clara, CA
    5 days ago
  • $127.63k - $191.2k

     ...supporting customer designs of Marvell’s high-speed DSP/retimer products. The team is...  ...opportunities to work with a group of talent engineers to develop hardware evaluation platforms...  ...applications.In-depth knowledge with PAM4 SerDes technology.Good verbal and written... 
    Senior
    Permanent employment
    Internship
    Work from home

    Marvell

    Santa Clara, CA
    20 hours ago
  •  ...Limited in Santa Clara, California is seeking a Senior Principal Engineer for Signal Integrity & Power Integrity to guide SI/PI across Ethernet Switch and UALink platforms...  ...guidelines, post-silicon extraction and SerDes tuning, mentor teams, and collaborate with silicon... 
    Senior

    Cephas Consultancy Services Private Limited

    Santa Clara, CA
    5 days ago
  •  ...performance and manufacturability. Applicants must have a Bachelor's degree in Electrical Engineering and at least ten years of experience in PCB layout, including work with HDI and high-power boards. The role offers a hybrid work model, with 3 days in-office and 2 days... 
    Senior
    Work at office
    Remote work

    General Motors

    Mountain View, CA
    5 days ago
  • $300k

     ...prestigious awards, such as Best Engineering Team, Best Company for...  ...our Signal Integrity (SI) and Power Integrity (...  ...enabling the fastest SerDes technologies in the...  .... We’re looking for a Senior Signal Integrity / Power...  ...and simulation of high-speed interconnects (channels... 
    Senior
    Contract work

    Arista Networks

    Santa Clara, CA
    1 day ago
  •  ...Technologies provides high-performance, ultra-low...  ...rapidly, and are seeking senior technical leadership to...  ...generation of ultra high-speed SerDes IP at 448G and beyond....  ...signal, packaging, and SI/PI domains. DSP-to-...  ...systems, and hardware engineers; develop reusable models... 

    Omni Design Technologies

    Milpitas, CA
    a month ago
  • $136k - $218.5k

    We are now looking for a Senior ASIC Verification Engineer for our Coherent High Speed Interconnect team! For two decades, we have pioneered visual computing, the art and science of computer graphics. With our invention of the GPU - the engine of modern visual computing... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    2 days ago
  • $150k - $210k

    Job Title: Senior Silicon Validation Manager - High-Speed SerDes / PCIeLocation: Santa Clara, CACompensation: $150K - $210K base DOE plus bonus and RSUs ($2...  ...hardware, firmware, test automation, and field validation engineers) to meet program milestones and quality targets.... 
    Senior

    CyberCoders

    Santa Clara, CA
    2 days ago
  • Penguin Solutions in Newark, CA is seeking a Senior Hardware Design Engineer to lead the design, bring-up, and validation of cutting-edge hardware platforms with high-speed interfaces and memory subsystems. The role collaborates closely with firmware, software, and manufacturing... 
    Senior

    Penguin Computing

    Newark, CA
    5 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Senior SI Engineer: High-Speed Serdes & Starlink Satellites. Be the first to apply!