Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Senior SRAM Layout Architect - CMOS 5nm/3nm

DGN Technologies

DGN Technologies is seeking an experienced layout engineer to lead custom IC layout for SRAM and memory IP in advanced CMOS nodes. You will own floorplanning, routing, and top-level verification in collaboration with circuit, CAD, and foundry teams. You will mentor engineers, advance layout methodologies, and ensure memory IP delivery meets tight reliability and performance targets in cutting-edge process nodes (5nm/3nm and below). #J-18808-Ljbffr DGN Technologies

Vacancy posted 1 day ago
Similar jobs that could be interesting for youBased on the Senior SRAM Layout Architect - CMOS 5nm/3nm in Santa Clara, CA vacancy
  •  ...is partnering with NVIDIA in Santa Clara, CA to recruit for a Senior SRAM Layout Design Engineer on-site. This full-time W-2 contract role...  ...layout process across bitcells, periphery, and macros in advanced CMOS nodes. Required are 10+ years in IC layout with SRAM/memory... 
    Senior
    Full time
    Contract work

    Sustainable Talent

    Santa Clara, CA
    1 day ago
  •  ...description: Manage the complete custom layout process for SRAM bitcell arrays, memory periphery, test...  ..., and memory macros in advanced CMOS technologies. Develop and improve floorplans...  ...on FinFET or GAA nodes at 5nm, 3nm, or smaller dimensions. Solid grasp of... 
    Senior

    DGN Technologies

    Santa Clara, CA
    1 day ago
  •  ...Role Overview We are seeking a Senior SRAM Layout Design Engineer to own the...  ...and memory macros in advanced CMOS technologies at the leading...  ...Hands-on experience at TSMC 3nm or a more advanced process node...  ...meet the bar for this role; 5nm is a plus, but 3nm is the minimum... 
    Senior

    Vailexa

    Santa Clara, CA
    1 day ago
  • $110 - $120 per hour

     ...for over 25 years. We are looking for a Senior SRAM Layout Design Engineer to support our client's...  ..., and memory macros in advanced CMOS technologies. Develop and improve floorplans...  ...on FinFET or GAA nodes at 5nm, 3nm, or smaller dimensions. ~ Solid grasp... 
    Senior
    Full time
    Contract work
    For contractors
    For subcontractor
    Work at office

    Sustainable-Talent

    San Jose, CA
    1 day ago
  • MetAntz is seeking a Senior Custom IC Layout Engineer to lead the full custom layout process for SRAM bitcell arrays and memory macros in advanced CMOS technologies. You will develop floorplans, perform physical verifications, and collaborate across CAD, foundry, and circuit... 
    Senior

    MetAntz

    Santa Clara, CA
    1 day ago
  • Ampere, based in Santa Clara, California, is seeking an experienced layout engineer to deliver high-quality designs for advanced CPU...  ...With 8+ years in custom layout design and a strong background in 3nm technology, you will be involved in both digital and analog circuit... 
    Senior

    Ampere

    Santa Clara, CA
    1 day ago
  • SpaceX is seeking a Sr. RFIC Layout Designer (RFIC Engineering) to lead the discipline of layout across multiple silicon projects. You will collaborate with RFIC/mixed-signal designers on full-chip layouts of custom analog and RFIC designs for space and ground applications... 
    Senior

    SPACE EXPLORATION TECHNOLOGIES CORP

    Palo Alto, CA
    2 days ago
  • $100 - $115 per hour

    Mojo Vision is seeking an experienced analog layout contractor to join their team in Cupertino. The role involves designing and implementing...  ...circuits, with a focus on advanced FinFET technologies like 5nm and 3nm. The ideal candidate will have strong communication skills,... 
    Senior
    Hourly pay
    For contractors

    Mojo Vision

    Cupertino, CA
    3 days ago
  • $221k - $301k

     ...Memory Design Engineer/Senior Technical ManagerCategoryChip...  ...design engineer to architect and define memory...  ...solutions — including SRAM, TCAM, Compute-In-Memory...  ...technology nodes (A14/A16/2nm/3nm/5nm).• Proven track record...  ...and coordinating layout activities & IR-EM signoff... 
    Senior
    Temporary work

    MediaTek

    San Jose, CA
    4 days ago
  • $168k - $258.75k

     ...human creativity and intelligence.NVIDIA is looking for a Product Architect to help define & design SoC- and GPU-based products and drive...  ...DFx (Design for cost, test, manufacturing), Schematic, PCB Layout, Signal Integrity, Factory manufacture.NVIDIA is widely considered... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    3 days ago
  •  ...R&D Senior Architect, Package Substrate EDA We Are Synopsys is the leader in engineering solutions from silicon to systems, enabling...  ...design automation problems Understanding of schematic‑driven layout methodologies for package designs and the data models that... 
    Senior

    Synopsys, Inc.

    Sunnyvale, CA
    1 day ago
  • $210.87k - $329.86k

     ...design quality and first-time-right execution.We are seeking a senior AI Architect - Hardware Engineering to lead this transformation.The AI...  ...schematics, Signal Integrity (SI), Power Integrity (PI), PCB layout, thermal, and mechanical design.EDA & CAD Software:... 
    Senior
    Temporary work
    Local area
    Worldwide
    Shift work

    Celestica

    San Jose, CA
    2 days ago
  •  ...embedded electronic systems from concept through production. This role focuses on hardware ownership, including schematic design, PCB layout, and system bring-up, with supporting firmware development. This is not a firmware-only role. You should have strong experience... 
    Senior

    CyberCoders

    Sunnyvale, CA
    1 day ago
  • NVIDIA Corporation seeks a Senior P&R Methodology Architect to own and optimize the RTL2GDS flow for 3nm and below nodes and high-performance designs. You’ll work with core P&R engine teams to shape requirements, run experiments, and drive scalable, maintainable flows across... 
    Senior

    NVIDIA Corporation

    Santa Clara, CA
    4 days ago
  •  ...to define end-to-end architecture and collaborate with engineers building next-generation AI/ML hardware platforms. You will advise on data center loop layout, review thermal designs, debug complex issues, and drive designs from concept #J-18808-Ljbffr CoreWeave Europe
    Senior

    CoreWeave Europe

    Sunnyvale, CA
    1 day ago
  • d-Matrix is seeking a senior SerDes design engineer in Santa Clara to own transistor-level SerDes blocks through silicon bring-up. You...  ...develop high-speed interface architectures, and work closely with layout, SI, and firmware teams to deliver working silicon on next-... 
    Senior

    d-Matrix

    Santa Clara, CA
    11 hours ago
  • Synopsys Inc invites a senior memory architect to design, develop, and evaluate physical IP—memory compilers (SRAM/RF/ROM/TCAM). You will optimize memory architecture, improve PPA, and collaborate cross-functionally to align with business goals. You will mentor teammates... 
    Senior

    Synopsys Inc

    Sunnyvale, CA
    4 days ago
  • $186.47k - $220k

     ...engineer to design and optimize analog and mixed signal circuits for CMOS image sensors. The ideal candidate will have a Master’s degree...  ...include transistor level design, chip simulation, layout optimization, and collaboration with various engineering teams to... 
    Senior

    OMNIVISION

    Santa Clara, CA
    1 day ago
  • $132k - $207k

    Are you a Mask Layout Design Engineer who is seeking an outstanding opportunity? We are looking for a Senior Mask Layout Design Engineer - someone who is excited to join a growing...  ...circuits in state-of-the-art sub-micron CMOS technologies using Cadence toolsYou'll work... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    5 days ago
  • Apple Inc. in Santa Clara is seeking a Digital Layout Designer to create complex layouts for digital circuits in deep SubMicron CMOS technologies. In this role, you will collaborate with engineers and be pivotal in the design process, working on state-of-the-art ASICs.... 
    Senior

    Apple Inc.

    Santa Clara, CA
    2 days ago
  •  ...perspectives. Join us as we shape the future of AI and beyond. Together, we advance your career. THE ROLE: We are seeking a Robotics AI Architect to define and scale next-generation Physical AI systems, with a focus on complex robotic platforms (including humanoids). This... 
    Senior

    AMD

    San Jose, CA
    1 day ago
  • Salt Digital Recruitment is seeking a Mask Layout Designer to join a leading global technology company in Cupertino, CA. In this role, you will design and optimize layouts for cutting-edge System-on-Chip components, collaborating with skilled engineers to ensure top performance... 

    Salt Digital Recruitment

    Cupertino, CA
    21 hours ago
  • $196k - $310.5k

    We are now looking for a Senior SRAM Engineer within our Full Custom Memory (FCM) team!The FCM team designs specialized RAM implementations...  ...industry tools such as Cadence Virtuoso for schematic and layout, SPICE simulators, waveform viewersBackground with developing... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    1 day ago
  • $191.53k - $286.9k

     ...Master’s / PhD degree in Computer Science, Electrical Engineering or related fields with 10-12 years of experience.Experience in architecting, designing and verifying complex ASICsDeep knowledge and experience with Layer 2 / Layer 3 forwarding, QoS, networking protocols... 
    Senior
    Permanent employment
    Internship
    Work from home

    Marvell

    Santa Clara, CA
    2 days ago
  • $136k - $218.5k

    We are now looking for a Senior SRAM Engineer!The Full Custom Macro team at NVIDIA designs specialized RAM implementations for NVIDIA's...  ...with industry tools such as Cadence Virtuoso for schematic and layout, SPICE simulators, waveform viewersBackground with developing... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    4 days ago
  • $148k - $235.75k

     ...you seeking an outstanding opportunity? We are looking for a Senior Photonic Layout Design Engineer - someone who is excited to join a growing...  ...highly collaborative, multidisciplinary team of photonics, CMOS, packaging, and systems engineers to drive next-generation Silicon... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    1 day ago
  • $182k - $273k

     ...compute. About the Role As a key member of the layout team, you will be responsible for...  ...design. Current hands‑on experience with 3nm technology is essential. High proficiency...  ...laying out custom digital components such as SRAM, register files, and standard cells. Strong... 
    Local area

    Ampere

    Santa Clara, CA
    1 day ago
  •  ...Technology Group develops high-performance, multi-protocol wireline transceivers in state-of-the-art CMOS process. We are currently seeking an experience analog/mixed-signal layout design engineer with supervisory role to join our world-class team in the development of SerDes... 
    Senior
    Work experience placement
    Remote work

    AMD

    San Jose, CA
    2 days ago
  • Role - Senior Data Architect (Databricks & Agentic AI)Work Location - Boston, MAROLE OVERVIEWWe are looking for a Data Architect who is well versed in the Databricks ecosystem and Databricks architecture to design and deliver agentic AI and data platform solutions on AWS... 
    Senior

    Tredence

    San Jose, CA
    4 days ago
  •  ...Amazon is seeking a Senior Embedded Software Engineer to join its diverse team focused on creating innovative consumer products. In this role, you will be responsible for the development of new features and firmware for embedded systems, working closely with software... 
    Senior

    Amazon

    Sunnyvale, CA
    1 day ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Senior SRAM Layout Architect - CMOS 5nm/3nm. Be the first to apply!