Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

ASIC Failure Analysis Engineer [Hybrid]

Anysilicon

Cisco is seeking a Failure Analysis Engineer to join its Quality and Reliability group in San Jose, California. This hybrid role involves approximately three days in the office and focuses on performing failure analysis of ASIC products. The ideal candidate will have a strong technical background in semiconductor failure analysis and a passion for problem-solving.

Responsibilities:

  • Conduct root cause failure analysis of silicon product reliability test and field failures, proposing corrective actions.
  • Develop and implement standard processes for failure analysis using various FA equipment.
  • Coordinate logistics and instructions to direct the failure analysis process systematically.
  • Document and report failure analysis results to management.
  • Serve as a technical resource for failure analysis inquiries.
  • Develop and maintain relationships with FA service and equipment vendors.
  • Interface with product, test, and design engineering groups to identify and characterize faults on emerging technologies.

Qualifications:

  • Bachelor's degree in Electrical/Electronics Engineering or related field required; Master's degree preferred.
  • 8 years of experience in semiconductor failure analysis.
  • Experience writing and executing FA plans and interpreting results from FA techniques such as cross-section, X-ray, CSAM, TDR, FIB, SEM, TEM, IR/EMMI/OBIRCH.

Skills:

  • Proficient in specifying hardware and implementing setups for dynamic FA using SIL and LSM.
  • Experience with fault isolation techniques using ATE, Scan/ATPG, MBIST.
  • Knowledge of semiconductor technology and processes, including Fab, Assembly, and Advanced Packaging.
  • Understanding of transistor function, semiconductor device physics, and behavior under various operating conditions.

Tell us what you're building and we'll recommend qualified vendors for your project.

  • ASIC Design Services
  • Verification
  • Packaging & Wafer
  • Semiconductor IP

Find the Right Semiconductor Partner

Tell us what you're building and we'll recommend qualified vendors for your project.

  • ASIC Design Services
  • Verification
  • Packaging & Wafer
  • Semiconductor IP

Work Email

Free No obligation Response within 24 hours

#J-18808-Ljbffr

Vacancy posted 1 day ago
Similar jobs that could be interesting for youBased on the ASIC Failure Analysis Engineer [Hybrid] in San Jose, CA vacancy
  •  ...Cisco Systems, Inc. in San Jose, CA, is seeking a seasoned Failure Analysis Engineer to join the Quality and Reliability team. You will perform failure analysis on ASIC products, driving root-cause investigations and collaborating with Product Test, Design, Quality, Assembly... 
    Suggested

    Cisco

    San Jose, CA
    1 day ago
  • $155k - $222.6k

     ...This is a hybrid role than can be performed three days...  ..., and cost. Our DSP ASICs, silicon photonic PICs,...  ...-for-Testability (DFT) Engineer to support DFT implementation...  ..., and coverage analysis. This role involves working...  ...coverage holes, chain failures, and pattern simulation... 
    Suggested
    Full time
    Temporary work
    Work experience placement
    Work at office
    Local area
    Flexible hours
    3 days per week

    Cisco Systems, Inc

    San Jose, CA
    2 days ago
  • $155k - $222.6k

     ...a sufficient number of applications are received. Meet the Team As a Failure Analysis Engineer, you will be part of the Quality and Reliability group, performing failure analysis of ASIC products. Should have a passion for problem solving and a strong technical background... 
    Suggested
    Full time
    Temporary work
    Local area
    Flexible hours

    Cisco

    San Jose, CA
    1 hour ago
  • $125.7k - $176.6k

     ...building complex and high-performance Silicon ASICs. Our silicon devices drive the world’s...  ...a qualified Signal and Power Integrity Engineer to help us develop our next generation ASIC...  ...parameters, and impedance network analysis, specifically applied to 56G PAM4 SerDes... 
    Suggested
    Full time
    Temporary work
    Work at office
    Local area
    Flexible hours

    020 Cisco Systems, Inc.

    San Jose, CA
    2 days ago
  • $155k - $222.6k

     ...building complex and high-performance Silicon ASICs. Our silicon devices drive the world’s...  ...a qualified Signal and Power Integrity Engineer to help us develop our next generation ASIC...  ...parameters, and impedance network analysis, applied to 56G PAM4 SerDes architectures... 
    Suggested
    Full time
    Temporary work
    Work experience placement
    Local area
    Flexible hours

    Cisco Systems, Inc

    San Jose, CA
    3 days ago
  • $100 - $105 per hour

     ...Technology Consulting firm is urgently seeking a Design Engineer V specializing in Power ASIC Engineering for a hybrid role in Sunnyvale, CA. Candidates should have 10...  ...responsibilities include PPA optimization and analysis of ASIC flows. Offering competitive pay of $100 -... 
    Contract work
    Immediate start

    Pyramid Consulting

    Sunnyvale, CA
    4 days ago
  • $147k - $202.5k

     ...global leader in materials science and engineering solutions that are at the foundation of...  ...seeking a highly motivated Die-to-Wafer Hybrid Bonding Module Engineer to develop and...  ...Moisture sensitivity evaluations Drive failure analysis and corrective actions. Technical Leadership... 
    Full time
    Relocation
    Shift work

    Applied Materials, Inc.

    Santa Clara, CA
    1 hour ago
  • $154.5k - $231.5k

     ...Principal Failure Analysis (FI/FA) Engineer Ampere is a semiconductor design company for a new era, leading the future of computing with an innovative...  ...to keep you fueled and focused throughout the day. #LI-Hybrid Description Invent the future with us. Ampere is a... 
    Local area

    Ampere Computing

    Santa Clara, CA
    12 hours ago
  •  ...career. MTS SILICON DESIGN ENGINEER THE ROLE: AMD's Network...  ...are seeking a hands-on MTS ASIC Emulation Engineer to lead emulation...  ..., regression, performance analysis, and verification closure....  ..., regression health, failure triage, and validation closure... 

    Advanced Micro Devices , Inc.

    Santa Clara, CA
    2 days ago
  • $167.7k - $245.2k

     ...expected to close on: 11/12/2026This is a hybrid role with three days per week at Cisco’s...  ...Qualifications​Bachelor’s in Electrical Engineering or equivalent with at least 7+ years (or...  ...architectures (SRAM, DRAM, etc.) and failure modes.​Experience with TCL, Python or Perl... 
    Full time
    Temporary work
    Local area
    Flexible hours
    3 days per week

    CISCO Systems

    San Jose, CA
    3 days ago
  • $167.7k - $245.2k

     ...development and validation of advanced ASICs (Application-Specific Integrated Circuits...  .... Working closely with Product Test Engineering, DFT, and Design Engineering teams, the...  ...work directly impacts silicon validation, failure analysis, and continuous improvement of... 
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    12 hours ago
  • $143k - $398k

     ...ResponsibilitiesPartner with System Architects and engineering teams to define package...  ...-based design flows.Support ASIC/package co-design, including pad...  ...debugging of root cause and failures in reliability tests by electric failure analysis (EFA) and Physical Failure... 
    Full time
    Local area
    Immediate start

    Micron

    San Jose, CA
    1 day ago
  •  ...creativity, agility, and impactful work. Join a fast-moving engineering team where your curiosity, grit, and hands-on problem-solving...  ...of power electronics in the field. We are looking for a Failure Analysis Engineer who loves digging into tough hardware problems, building... 
    Worldwide

    SolarEdge Technologies

    Milpitas, CA
    4 days ago
  •  ...We are a close-knit team focused on hardware quality and failure analysis, within a larger hardware engineering organization which designs, implements, and delivers leading Switching and Routing products. Minimum Qualifications: Bachelor’s degree in electrical engineering... 

    Programming.codes

    San Jose, CA
    3 days ago
  •  ...Job Title: Failure Analysis Engineer Join TSMC Arizona, a world-class leader in semiconductor manufacturing, where innovation drives the future. As part of our team, you'll work alongside top talent in a cutting-edge environment, contributing to groundbreaking technology... 
    Work at office
    Local area
    Worldwide

    TSMC

    San Jose, CA
    4 days ago
  • $85k - $137.5k

     ...relationships, and the kind of precision that drives great outcomes.Job SummaryYour CareerPalo Alto Networks is looking for a Failure Analysis Engineer for the Technical Operations team. This individual will work collaboratively with the HW Engineering, SW Engineering and... 
    Full time
    Work at office
    Visa sponsorship
    Work visa

    Palo Alto Networks

    Santa Clara, CA
    4 days ago
  • $2,500 per month

     ...directly with our founders and embed with our ASIC team to build new agentic harnesses and...  ...of code you write. This role is for engineers who thrive on ambiguity, have real...  ..., tool integration, evals, and failure analysis Use AI to ramp fast on unfamiliar domains... 
    Work at office
    Relocation package

    Etched

    San Jose, CA
    27 days ago
  •  ...Member of the engineering team responsible for investigating and resolving product issues for Industry...  ...Quality Engineering—to analyze factory and field failure symptoms. Performs detailed hardware and circuit failure analysis to identify root causes at the component level... 
    Full time
    Temporary work
    Immediate start
    Worldwide

    Cybotic System

    San Jose, CA
    4 days ago
  • $167.7k - $245.2k

     ...applications are received.This is a hybrid role with three days per week...  ...other Acacia mixed-signal engineers to collaborate in order to...  ...that will integrate into the ASIC. In addition, you will have...  ...characterization over PVT, electromigration analysis, self-heating, and IR drop... 
    Full time
    Temporary work
    Work at office
    Local area
    Flexible hours
    3 days per week

    Cisco

    San Jose, CA
    4 days ago
  •  ...in San Jose, CA is seeking a Design-for-Testability (DFT) Engineer to support ASIC/SoC DFT implementation, validation, and signoff. You will work...  ...high-quality test coverage and manufacturability. This hybrid role allows three days per week on-site at our San Jose... 
    Work at office
    3 days per week

    020 Cisco Systems, Inc.

    San Jose, CA
    2 days ago
  •  ...Enterprise Technologies Inc. is a recognized provider of professional IT Consulting services in the US. We are actively seeking Failure Analysis Engineer for one of our client, Please share your resume with current location & full contact info Role: Failure Analysis... 

    Rootshell Enterprise Technologies

    Santa Clara, CA
    2 days ago
  • Senior Hardware Engineer - Santa Clara, CA (Hybrid)Skip to main contentThis site uses cookies and analytics...  ..., and driving structured root-cause analysis and resolution.**SCOPE*** Global role...  ..., debugging, characterization, and failure analysis using industry-standard laboratory... 
    Contract work
    For subcontractor
    Local area
    Remote work

    CHEP UK Ltd.

    Santa Clara, CA
    1 hour ago
  • $167.7k - $245.2k

     ...In this role as a Post-Silicon Validation Engineer, you will be responsible for: Planning...  ...boot, initialization, and Power-On of ASICs. Working closely with design, verification...  ...full-chip stress testing and corner case analysis. Developing and extending post-silicon... 
    Full time
    Temporary work
    Local area
    Flexible hours

    Cisco Systems, Inc

    San Jose, CA
    3 days ago
  • $167.7k - $245.2k

     ...application window is expected to close on: 11/12/2026 This is a hybrid role with three days per week at Cisco's San Jose or Austin...  ...efficiently. Minimum Qualifications Bachelor's in Electrical Engineering or equivalent with at least 7+ years (or Master's with 4+... 
    Full time
    Temporary work
    Local area
    Flexible hours
    3 days per week

    Cisco Systems, Inc

    San Jose, CA
    1 day ago
  • $90 per hour

     ...talent. We are looking for talented engineers and leaders who have an...  ...the future of mobility. Senior ASIC Design Verification Engineer Summary...  ...verification flow, from spec to coverage analysis to gate level sim Debugging failures in simulation to root cause... 
    Flexible hours

    Ethernovia

    San Jose, CA
    4 days ago
  • $124.93k - $171.77k

     ...devices shipped, SiTime is changing the timing industry. For more information, visit: . Job Summary We are hiring a Senior Failure Analysis Engineer to join a highly collaborative engineering team focused on solving complex semiconductor IC failures. This role is ideal... 

    SiTime

    Santa Clara, CA
    3 days ago
  •  ...SiTime Corp. is hiring a Senior Failure Analysis Engineer to join a collaborative engineering team focused on solving complex semiconductor IC failures. You will identify failure mechanisms, drive root cause analysis, and improve product quality, reliability, and customer... 

    SiTime

    Santa Clara, CA
    4 days ago
  •  ...with the ultimate goal of enabling human life on Mars. SR. ASIC DFT ENGINEER (SILICON ENGINEERING) At SpaceX we’re leveraging our...  ...experience in post‑silicon bringup, including silicon debug, failure analysis, and yield optimization on complex SoCs or ASICs Hands‑on... 
    Permanent employment
    Temporary work
    Worldwide
    Weekend work

    SPACE EXPLORATION TECHNOLOGIES CORP

    Sunnyvale, CA
    2 days ago
  •  ...Cisco Systems, Inc. is seeking an experienced engineer to lead test planning and design-for-test development for advanced silicon platforms...  ..., and stacked die, with a focus on efficient debugging and cross‑functional collaboration in a hybrid work setting. #J-18808-Ljbffr

    Cisco

    San Jose, CA
    3 days ago
  • $116.1k

     ...t just a tool, it's your playground. Our engineers work on scalable systems, cloud services,...  ...customers run workloads on our hardware). As an ASIC Engineer I, you'll write the programs...  ...coverage Supporting synthesis, timing analysis, and physical design flows Debugging design... 
    Internship
    Local area

    Amazon

    Cupertino, CA
    4 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to ASIC Failure Analysis Engineer [Hybrid]. Be the first to apply!