DFT Technical Lead | Remote

Title: DFT Technical Lead

Location: Remote

Duration: 6-12+ Months

Must Have :

• Candidate must have 8 10+ years of ASIC/DFT experience and be capable of working at a lead level with minimal mentorship.
• Must have hands-on experience with JTAG, scan, BIST/MBIST, boundary scan, ATPG, and DFT implementation/integration.
• Experience with Tessent is strongly preferred, along with tools such as Xcelium, Genus, Tempus, and/or PrimeTime.
• Must have experience integrating 3rd-party IP and high-speed digital/analog macros.
• Candidate should have hands-on post-silicon DFT debug, including scan, MBIST, boundary scan, and production release.

Key requirements/responsibilities:

• Responsible for implementing the Hardware Design-for-Test (DFT) features - scan, mbist, BISR, boundary scan, setting up/debugging DFT simulations and supporting post-silicon testing/debu
• Responsible for development of innovative DFT IP in collaboration with the multi-functional teams, and play a key role in full chip design integration with the testability features coordinated in the RTL.
• Along with the DFT team, you will participate in the creation of Innovative Hardware DFT & physical design aspects for new silicon device models, bare die & stacked die, driving re-usable test and debug strategies.
• The job requires the candidate to have the ability to craft solutions and debug with minimal mentorship.

Minimum Requirements: (Must have Qualifications

• Bachelor's or a Master's Degree in Electrical or Computer Engineering required, with at least 8-10 years of experience.
• Experience with Jtag protocols, Scan and BIST architectures, including memory BIST, boundary scan and integrating 3rd party IPs and high speed digital/analog macros
• Experience with ATPG and EDA tools like Tessent tool sets, Xcelium, Genus, Tempus/Primetime
• At least one project with hands-on post-silicon debug of DFT patterns - scan, mbist, boundary scan and release to production

Desired Skills/Qualifications/System Experience requirements: (Nice to have Qualifications)

• Strong ability to establish/refine, train teams on DFT methodologies - from design phase to high volume production
• Ability to quickly learn new concepts and adapt to evolving technologies
• Excellent communication and presentation skills
• Strong attention to detail and system level understanding of networking and photonic solutions

Best regards,

Lavesh Kumar

| Sr. Technical Recruiter

STELLENT IT A Nationally Recognized Minority
Certified Enterprise

Phone: View phone number on us.fitly.work

Email: View email address on us.fitly.work

Hangouts: View email address on us.fitly.work

LinkedIn: