Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

SoC Physical Design Formal Verification Engineer, HBM

$124k - $254k

Micron

Our vision is to transform how the world uses information to enrich life for all. Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever.Our vision is to transform how the world uses information to enrich life for all. Join an inclusive team passionate about one thing: using their expertise in the relentless pursuit of innovation for customers and partners. The solutions we build help make everything from virtual reality experiences to breakthroughs in neural networks possible. We do it all while committing to integrity, sustainability, and giving back to our communities. Because doing so can fuel the very innovation we are pursuing.As an SoC Physical Design Formal Verification Engineer in the Heterogeneous Integration Group (HIG), you will own the formal verification signoff of advanced HBM SoC logic/base die designs as they move from RTL through synthesis, DFT insertion, place-and-route, and ECOs to tapeout. You will work closely with RTL design, physical design, DFT, low-power, and STA teams to ensure every implementation step preserves functional intent and power intent. This is a hands-on role with opportunities to own block and full-chip formal signoff and shape formal methodology across multiple product generations.Key ResponsibilitiesOwn formal equivalence checking (LEC) for HBM SoC blocks and full-chip across the implementation flow, including RTL-to-netlist, netlist-to-netlist (post-synthesis, post-DFT insertion, post-CTS, post-route), and ECO netlists.Develop and maintain robust equivalence setups, including handling of retiming, clock gating, multibit banking, constant/unreachable register optimization, scan and MBIST insertion, and black-boxed hard IP.Debug and resolve non-equivalence and abort points efficiently, partnering with RTL, synthesis, DFT, and physical design teams to root-cause issues and converge designs to clean signoff.Perform static low-power verification (e.g., Conformal Low Power, VC LP) against UPF power intent, covering isolation, level shifting, retention, power switches, and always-on connectivity through implementation.Drive functional ECO generation and implementation using formal ECO tools (e.g., Conformal ECO, Formality ECO), minimizing patch size and physical impact late in the design cycle.Run and review netlist-level structural and formal checks such as CDC/RDC, X-propagation, and connectivity checks as required by signoff criteria.Define formal verification signoff criteria, checklists, and QoR metrics, and represent formal verification status in tapeout readiness reviews.Build and improve automated formal verification flows and regression infrastructure using Python, TCL, and shell to improve runtime, capacity, and debug productivity.Collaborate with EDA vendors to resolve tool issues, evaluate new capabilities, and adopt best-in-class methodology across product generations.Develop agentic AI flows based on latest LLM and Gen-AI capabilities. Required QualificationsStrong hands-on experience with formal equivalence checking on complex SoC designs at advanced process nodes.Proficiency with industry formal verification tools (e.g., Cadence Conformal LEC/LP/ECO, Synopsys Formality/VC LP, Siemens Questa or equivalent).Solid understanding of the RTL-to-GDSII implementation flow, including synthesis, DFT insertion, placement, CTS, routing, and ECO flows, and how each step impacts equivalence.Experience debugging non-equivalence, aborts, and setup issues caused by synthesis optimizations such as retiming, register merging, clock gating, and multibit flops.Working knowledge of power intent (UPF/CPF) and low-power design concepts, including isolation, level shifting, retention, and power gating.Familiarity with DFT structures (scan, compression, MBIST, JTAG) and their treatment in formal verification.Good understanding of Verilog/SystemVerilog and gate-level netlists, and ability to read and reason about RTL and synthesized logic.Proven tapeout history on advanced foundries (e.g., TSMC) and understanding of full-cycle SoC development flows.Strong scripting/automation skills using Python, TCL, Perl, and/or shell.Ability to work in a global, cross-functional environment with strong communication and debugging skills.Preferred QualificationsExperience with HBM / DRAM adjacent SoC designs, or memory-subsystem-heavy SoCs.Experience with functional ECO generation and implementation on large hierarchical designs.Exposure to property-based formal verification (SVA, formal apps) or netlist-level CDC/RDC signoff.Familiarity with physical verification and signoff concepts such as DRC, LVS, and STA.Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, or a related field.Minimum 7 years of experience in a related field.Proven ability to mentor and develop junior engineers.The US base salary range that Micron Technology estimates it could pay for this full-time position is:$124,000.00 - $254,000.00 a yearAdditional compensation may include benefits, bonuses and equity.Our salary ranges are determined by role, level, and location. The range displayed on each job posting reflects the minimum and maximum target base pay for new hire salaries of the position across all US locations. Within the range, individual pay is determined by work location and additional job-related factors, including knowledge, skills, experience, tenure and relevant education or training. The pay scale is subject to change depending on business needs. Your recruiter can share more about the specific salary range for your preferred location during the hiring process. Please note that the compensation details listed in US role postings reflect the base salary only, and do not include bonus, equity, or benefits.As a world leader in the semiconductor industry, Micron is dedicated to your personal wellbeing and professional growth. Micron benefits are designed to help you stay well, provide peace of mind and help you prepare for the future. We offer a choice of medical, dental and vision plans in all locations enabling team members to select the plans that best meet their family healthcare needs and budget. Micron also provides benefit programs that help protect your income if you are unable to work due to illness or injury, and paid family leave. Additionally, Micron benefits include a robust paid time-off program and paid holidays. For additional information regarding the Benefit programs available, please see the Benefits Guide posted onmicron.com/careers/benefits.Micron is proud to be an equal opportunity workplace and is an affirmative action employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, age, national origin, citizenship status, disability, protected veteran status, gender identity or any other factor protected by applicable federal, state, or local laws.To learn about your right to work click here.To learn more about Micron, please visit micron.com/careersUS Sites Only: To request assistance with the application process and/or for reasonable accommodations, please contact Micron’s People Organization at View email address on click.appcast.io or View phone number on click.appcast.io (select option #3)Micron Prohibits the use of child labor and complies with all applicable laws, rules, regulations, and other international and industry labor standards.Micron does not charge candidates any recruitment fees or unlawfully collect any other payment from candidates as consideration for their employment with Micron.AI alert: Candidates are encouraged to use AI tools to enhance their resume and/or application materials. However, all information provided must be accurate and reflect the candidate's true skills and experiences. Misuse of AI to fabricate or misrepresent qualifications will result in immediate disqualification. Fraud alert: Micron advises job seekers to be cautious of unsolicited job offers and to verify the authenticity of any communication claiming to be from Micron by checking the official Micron careers website in the About Micron Technology, Inc.SummaryLocation: Folsom, CA; Richardson, TXType: Full time

Vacancy posted 15 hours ago
Similar jobs that could be interesting for youBased on the SoC Physical Design Formal Verification Engineer, HBM in Folsom, CA vacancy
  • $190.61k - $269.1k

     ...and a configurable generator for SoCs and chiplets. As a Senior Design Verification Engineer, you will verify coherent, non-...  ...working, tested hardware. Simulation, formal verification, and AI-assisted...  ...national origin, ancestry, age, physical or mental disability, medical... 
    Suggested
    Full time
    Local area
    Immediate start
    Shift work

    Intel

    Folsom, CA
    2 days ago
  • $122.44k - $232.19k

     ...will power the coming era of physical AI systems-beyond the reach...  ...seeking experienced pre-silicon verification engineers who are passionate about...  ...closely with architecture, design, and software teams, you will...  ...silicon validation experience in SoC accelerators or custom ASIC... 
    Suggested
    Full time
    Local area
    Immediate start
    Shift work

    Intel

    Folsom, CA
    3 days ago
  • $141.91k - $200.34k

    Job Details:Job Description: As a GPU Design Verification Engineer, you will be at the forefront of...  ...Experience with AI tools.Experience with formal verification methodologies.Join Intel...  ...sex, national origin, ancestry, age, physical or mental disability, medical condition... 
    Suggested
    Full time
    Local area
    Immediate start
    Shift work

    Intel

    Folsom, CA
    1 day ago
  • $35 - $41 per hour

    ASIC Verification/Design Engineering Intern This role has been designed as 'Hybrid' with a requirement that you...  ...team. Responsibilities may include RTL/Physical Design, Pre-Silicon verification; post-silicon verification; Formal Verification; Script &/or Tool development... 
    Suggested
    Hourly pay
    Work experience placement
    Summer work
    Internship
    Summer holiday
    Work at office
    Local area
    2 days per week

    Hewlett Packard Enterprise

    Roseville, CA
    3 days ago
  •  ...cloud, and AI. Whether you’re designing next-gen processors,...  ...looking for an experienced Verification Engineer to join our team for cutting...  ...and coverage. Worked in formal verification methods, with...  ...medical condition, mental or physical disability, national origin... 
    Suggested
    Full time

    AMD

    Folsom, CA
    1 day ago
  • $122.44k - $200.34k

     ...better brings. We work every single day to design and manufacture silicon products that...  ....The Role and ImpactAs a GPU Design Verification Engineer, you will play a critical role in the...  ...GPU architects, RTL developers, and physical design teams to enhance verification methodologies... 
    Full time
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Folsom, CA
    4 days ago
  • $146k - $297k

     ...faster than ever.As an HBM Power Delivery Network (PDN) Engineer, you will be part...  ...for the design, analysis, and optimization...  ...architecture, design, physical design, packaging,...  ...and develop SoC-level and HBM-cube-...  ...IR, and reliability verification, ensuring design meets... 
    Full time
    Local area
    Immediate start

    Micron

    Folsom, CA
    4 days ago
  • $158.5k - $321k

    Senior ASIC verification engineerThis role has been designed as ‘’Onsite’ with an expectation that you will primarily...  ...system simulation, and builds physical implementations through development...  ...teams of Electronic and VLSI engineers and internal and outsourced development... 
    Full time
    Work experience placement
    Work at office
    Local area
    Immediate start

    Hewlett Packard Enterprise

    Roseville, CA
    3 days ago
  • $122.44k - $172.86k

     ...About Intel's Central Engineering GroupIntel's Central Engineering...  ...and external ASIC design services. Guided by a...  ...an IP Design Verification Engineer, you will play...  ...debuggingFamiliarity with PLL/FLL or SOC clocking and related...  ..., ancestry, age, physical or mental disability,... 
    Full time
    Local area
    Immediate start
    Shift work

    Intel

    Folsom, CA
    4 days ago
  • $35 - $41 per hour

     ...future ASIC development activities. Engage in RTL/Physical Design, Pre-Silicon and Post-Silicon verification, Formal Verification, and script/tool development....  ...pursuing a Bachelor's or Master's degree in Computer Engineering, Computer Science, Electrical Engineering, or a... 
    Hourly pay
    Summer work
    Internship

    Notre Dame

    Roseville, CA
    3 days ago
  • Job Title: Nuclear Engineer (Naval Reactors Engineer) Category / Component: Officer • Active Overview Design, regulate, and oversee the Navy’s nuclear propulsion program, including...  ...reactor and fluid systems design, reactor physics, materials development, component design... 
    Contract work
    Apprenticeship
    Work at office

    Adzuna

    Folsom, CA
    23 hours ago
  •  ...Summary: The Manufacturing Electrical Engineer owns the manufacturing process by which...  ...assembled. Working from the wiring design group’s released diagrams and panel layouts...  ...Thinking Leadership & Ownership Physical Requirements: Ability to safely... 

    Butcher Power Products

    Rancho Cordova, CA
    4 days ago
  •  ...shaping the future. Whether you’re designing next-gen processors, enabling...  ...Server Platform Solutions Engineering team is responsible for...  ...practices Strong system-level and SoC debug skills Programming...  ...medical condition, mental or physical disability, national origin,... 
    Full time

    AMD

    Folsom, CA
    1 day ago
  • $122.44k - $232.19k

     ...products that will power the coming era of physical AI systems-beyond the reach of GPUs...  ...are seeking an experienced design automation engineer passionate about driving innovation...  ...end design, physical implementation, verification, and FPGA-based emulation. Candidates... 
    Full time
    Local area
    Immediate start
    Shift work

    Intel

    Folsom, CA
    3 days ago
  • $128.88k - $211.2k

     ...Job Details Operations Research Engineers design, develop, and apply advanced engineering and...  ...and technical solutions. They leverage formal technical training, extensive business...  ..., sex, national origin, ancestry, age, physical or mental disability, medical condition... 
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Folsom, CA
    2 days ago
  •  ...AMD is shaping the future. Whether you’re designing next-gen processors, enabling AI...  ...The CPU Power & Performance Validation Engineer will be a key contributor to AMD’s latest...  ...marital status, medical condition, mental or physical disability, national origin, race, religion... 
    Full time

    AMD

    Folsom, CA
    1 day ago
  • $113k - $157k

    Roseville, CAEngineering - Manufacturing Engineers /External /On-siteGeneral SummaryThe Sr Manufacturing Engineer provides leadership in the engineering, design and development of new products or changes to existing products, processes, and equipment. Interfaces with and... 
    Temporary work
    Work at office
    Local area

    Penumbra

    Roseville, CA
    1 day ago
  • $116.93k - $163.7k

     ...access to the wholesale power market that is designed to diversify resources and lower prices....  ...of the Manager, works on highly complex engineering projects and provides engineering...  ...accordance with pre-established guidelines and physical limitations of the system. Ensures... 
    Work at office
    Remote work
    Long distance
    Flexible hours

    California ISO

    Folsom, CA
    3 days ago
  • $170k - $215k

     ...Summary: The Director of Manufacturing Engineering is a hands-on leadership role and the...  ...expert who can also do the work — capable of designing and improving manufacturing processes...  ..., and engineering rigor through formal process reviews. • Mentorship & Teaching... 

    Butcher Power Products

    Rancho Cordova, CA
    4 days ago
  • Intel in Phoenix, AZ, is seeking an Operations Research Engineer to design and apply advanced models for manufacturing and supply chain optimization. You will help solve complex factory, production loading, and distribution challenges using simulation and optimization... 

    Intel Corporation

    Folsom, CA
    2 days ago
  •  ...sustainable infrastructure and our expertise in engineering, procurement, consulting and...  ...Veatch, you'll be part of work that matters-designing, creating, and building the...  ...Certifications Work Environment/Physical Demands Hybrid or flexible work options... 
    Full time
    Part time
    Work experience placement
    Local area
    Relocation
    Visa sponsorship
    Flexible hours

    Black & Veatch

    Rancho Cordova, CA
    3 days ago
  • Solidigm is seeking talented and motivated graduate students for our Hardware, Electrical Validation & Product Engineering Internships in the United States. This evergreen posting supports multiple internship opportunities across electrical validation, hardware bring-up... 
    Internship

    Solidigm

    Rancho Cordova, CA
    3 days ago
  • Solidigm is seeking graduate students for Hardware, Electrical Validation & Product Engineering Internships across the United States. You will support validation, characterization, and test automation for data center SSD products, working with lab equipment and analyzing... 
    Internship

    Solidigm

    Rancho Cordova, CA
    3 days ago
  • $101.7k - $142.4k

     ...access to the wholesale power market that is designed to diversify resources and lower prices....  ..., the Reliability and Market Operations Engineer provides engineering support to...  ...pre-established guidelines and systems’ physical limitations, as well as pre-existing policies... 
    Work at office
    Work from home
    Relocation package
    Long distance
    Flexible hours
    Shift work
    Night shift
    Rotating shift

    California ISO

    Folsom, CA
    3 days ago
  •  ..., air and water quality environmental monitoring, electronics design and development, oceanographic research, deepwater oil and gas...  ...experienced RF leader ready to drive design excellence and mentor engineering teams, this role is for you.What you’ll doLead and manage RF... 
    Minimum wage
    Full time
    Work experience placement
    Work at office
    Local area
    Worldwide
    Flexible hours

    Teledyne AnaFocus

    Rancho Cordova, CA
    1 day ago
  • $145k - $170k

     ...Systems is looking for integration and test engineers to help design, develop, integrate and test our next...  ...Acts as Test Director. Prepares formal, controlled engineering documentation...  ...Mechanical Engineering Physics Aeronautical Engineering Integration... 
    Full time
    For contractors
    Work at office
    Local area
    Weekend work

    Kratos Defense

    Roseville, CA
    2 days ago
  • $145k - $170k

     ...Unmanned Aerial Systems is looking for integration and test engineers to help design, develop, integrate and test our next generation unmanned...  ...frequent customer interface.Acts as Test Director.Prepares formal, controlled engineering documentation (i.e. drawings, specifications... 
    Temporary work
    For contractors
    Local area

    Kratos Defense & Security Solutions

    Roseville, CA
    3 days ago
  •  ...involves: Maintaining a test farm of future Intel desktop, tablet and SoC platforms. Developing, executing and triaging scripts to measure...  ...based portals and back-end databases. Collaborating with senior engineers and architects to optimize workflows and time-to-information.... 
    Permanent employment
    Contract work
    For contractors
    H1b

    ProCom

    Folsom, CA
    2 days ago
  •  ...sustainable infrastructure and our expertise in engineering, procurement, consulting and...  ...Veatch, you’ll be part of work that matters—designing, creating, and building the...  ...regulations.CertificationsWork Environment/Physical DemandsHybrid or flexible work options... 
    Full time
    Part time
    Work experience placement
    Local area
    Relocation
    Visa sponsorship
    Flexible hours

    Black & Veatch

    Rancho Cordova, CA
    23 hours ago
  •  ...Agentic Detection & Response Engineering Define and own detection coverage strategy establish...  ...conventions and quality criteria for the SOC and Product Security program.  Map the...  ...agentic response workflows.  Design and govern AI agent identity and delegation... 
    Full time
    Remote work

    Solidigm

    Rancho Cordova, CA
    a month ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to SoC Physical Design Formal Verification Engineer, HBM. Be the first to apply!