Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Design Verification Engineer

$120k - $200k
Full-time

SambaNova

SambaNova is a leader in next-generation AI infrastructure, delivering a full-stack inference platform for customers worldwide. At the core of SambaNova's technology is the RDU (Reconfigurable Dataflow Unit) — a chip built on a dataflow architecture rather than the traditional GPU model. Its decode performance is especially strong for agentic workloads like multi-turn agents, code generation, and long-running applications. RDUs are packaged into SambaRack, rack-scale hardware that lets customers deploy state-of-the-art models with better performance, greater energy efficiency, and faster time to value.

About the team

The Design Verification team works on the RDU, SambaNova's chip for machine learning and AI workloads. This group focuses on chip-level control and initialization: sequencing, state transitions, clocking, and recovery across multiple subsystems on the chip. You'll build SystemVerilog and UVM verification environments alongside architects, RTL designers, and firmware engineers, and take ownership of verification plans from first draft through closure. The team works closely with the broader verification organization, so debugging and root-causing issues often means coordinating across groups rather than working in isolation.

About the role

SambaNova Systems is looking for a talented and motivated Design Verification Engineer, DFT to help us build state of the art RDU chips for machine learning and artificial intelligence.

Responsibilities

  • Develop and execute comprehensive verification plans for complex chip-level control and initialization features
  • Develop SystemVerilog/UVM based verification environments, test sequences, checkers, assertions, and functional coverage
  • Verify complex sequencing, dependencies, state transitions, and recovery scenarios across multiple chip subsystems
  • Develop directed and constrained-random tests to identify architectural and implementation corner cases
  • Closely work with architects, RTL designers, firmware, and other verification teams to understand design intent and drive verification closure
  • Debug simulation and regression failures and work with design teams to root-cause and resolve issues
  • Analyze regression failures, functional and code coverage and drive verification to closure

Required Qualifications

  • B.S. in Computer Science, Computer Engineering, or related field
  • 5+ years relevant industry experience
  • Strong understanding of digital design, SoC architecture, and verification methodologies
  • Strong proficiency in SystemVerilog and UVM is required
  • Experience with constrained-random verification, functional coverage, and assertion-based verification
  • Good understanding of chip initialization, control sequencing, clocking, and cross-domain interactions
  • Strong simulation debug and problem-solving skills
  • Proficiency in scripting languages, e.g. Python, Perl, TCL and shell scripting, etc. is required

Preferred Qualifications

  • Familiarity with CDC/RDC concepts and verification methodologies
  • Fluency in Claude / AI tools for verification development and debug

 

Base Salary Range:

Base Pay Range

$120,000—$200,000 USD

Submission Guidelines
Please note that in order to be considered an applicant for any position at SambaNova Systems, you must submit an application form for each position for which you believe you are qualified. 

EEO Policy
SambaNova Systems is an Equal Opportunity/Affirmative Action Employer. All qualified applicants will receive consideration for employment without regard basis of age (40 and over), color, disability, gender identity, genetic information, marital status, military or veteran status, national origin/ancestry, race, religion, creed, sex (including pregnancy, childbirth, breastfeeding), sexual orientation, and any other applicable status protected by federal, state, or local laws.

Benefits Summary for US-Based, Full-Time Employment Positions
SambaNova offers a competitive total rewards package, including the base salary, plus equity and benefits. We cover 95% premium coverage for employee medical insurance, and 77% premium coverage for dependents and offer a Health Savings Account (HSA) with employer contribution. We also offer Dental, Vision, Short/Long term Disability, Basic Life, Voluntary Life, and AD&D insurance plans in addition to Flexible Spending Account (FSA) options like Health Care, Limited Purpose, and Dependent Care. Our library of well-being benefits available to you and your dependents includes a full subscription to Headspace, Gympass+ membership with access to physical gyms, One Medical membership, counseling services with an Employee Assistance Program, and much more.

Vacancy posted 1 day ago
Similar jobs that could be interesting for youBased on the Design Verification Engineer in San Jose, CA vacancy
  •  ...global adoption, we are scaling systems designed for the world’s most demanding AI workloads. We focus on first-principles engineering across silicon, systems, and networking...  ...Design, develop, and maintain robust verification environments, testbenches, reusable verification... 
    Suggested
    Immediate start

    Upscale, Inc.

    Santa Clara, CA
    28 days ago
  •  ...Join the Silicon One team at Cisco as an ASIC Design Verification Engineer, where you'll contribute to innovative hardware platforms that power core Switching, Routing, and Wireless products globally. This role is pivotal in shaping the future of technology through the... 
    Suggested

    AnySilicon

    San Jose, CA
    1 day ago
  • $184.7k - $324.8k

     ...Silicon Technologies group, you’ll help design and manufacture our next-generation,...  ...This role requires a mix of strategic engineering along with hands-on, technical work. You...  ...realizing the complete physical design verification closure from early design planning to tapeout... 
    Suggested
    Relocation

    Apple

    Santa Clara, CA
    3 hours ago
  • $184.7k - $324.8k

     ...detail? As part of our Silicon Technologies group, you’ll help design and manufacture our next-generation, high-performance, power...  ...all the things they love with their devices.The DFT Design Verification Engineer will be on a team which is responsible for the complete DFT... 
    Suggested
    Relocation

    Apple

    Cupertino, CA
    3 hours ago
  • $129.3k - $194.7k

     ...challenges? As part of our Silicon Technologies group, you’ll help design and manufacture our next-generation, high-performance, power...  ...all the things they love with their devices! The GPU Design Verification Engineer will be responsible for the pre-silicon RTL verification of... 
    Suggested
    Relocation

    Apple

    Santa Clara, CA
    3 hours ago
  • $150.4k - $277.6k

     ...bring passion and dedication to our job and when you are a part of that team there's no telling what you could accomplish. Design Verification Engineers at Apple are responsible for verifying the functionality and performance of Apple’s premier SOCs. This is a critical job... 
    Relocation

    Apple

    Santa Clara, CA
    3 hours ago
  • $174.15k - $194.7k

     ...Work closely with architecture and RTL designers on verifying the functionality correctness...  ...to verify the design. Own the verification of a certain area of functionality in a...  ...degree or foreign equivalent in Computer Engineering, Electrical Engineering, or a related field... 
    Relocation

    Apple

    Cupertino, CA
    2 days ago
  • $100k

     ...problems. We are growing our team and looking for contributors of all seniorities.Tenstorrent is looking for a Mid Core Design Verification Engineer to help verify the next generation of high-performance RISC-V CPU cores. You’ll work closely with CPU architects, RTL designers... 
    Permanent employment

    Tenstorrent

    Santa Clara, CA
    3 days ago
  • $129.3k - $194.7k

     ...this highly visible role, you will be at the center of a chip design effort interfacing with many disciplines, with a critical...  ...millions of customers quickly.DescriptionAs a CPU Top-Level Design Verification Engineer owning the verification methodology, tools, and flow of a... 
    Relocation

    Apple

    Santa Clara, CA
    4 days ago
  •  ...enterprise environments, including Goldman Sachs, IBM Cloud, Microsoft Azure, and Oracle.THE PERSON:We are seeking a high‑impact Design Verification Engineer with strong technical depth, ownership, and the ability to drive verification closure on complex, high‑performance ASIC... 

    AMD

    Santa Clara, CA
    4 days ago
  •  ...is shaping the future. Whether you’re designing next-gen processors, enabling AI breakthroughs...  ...ROLE: This role focuses on the design verification of next-generation CPUs, translating...  ...into effective verification plans. The engineer will analyze RTL designs, verify... 

    AMD

    Santa Clara, CA
    2 days ago
  • $122.44k - $200.34k

     ...the world for the better brings. We work every single day to design and manufacture silicon products that empower people's...  ...and do something wonderful.The Role and ImpactAs a GPU Design Verification Engineer, you will contribute to the development of next-generation graphics... 
    Full time
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    4 days ago
  • $121.9k - $195k

     ...critically important power efficiency.We are looking for engineers that want to create new designs that can evolve rapidly over the next several...  ...including architecture definition, RTL coding, simulation/verification, synthesis, timing closure, and silicon validation... 
    Full time
    Local area
    Worldwide

    Broadcom

    San Jose, CA
    1 day ago
  • $105.65k - $149.15k

    Job Details:Job Description: About Intel & Silicon ChassisIntel is seeking an Entry Level Design Verification Engineer for the Silicon Chassis team. In this role, you will contribute to the verification of next-generation interconnect and chassis IPs that underpin Intel... 
    Full time
    Work experience placement
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    4 days ago
  • $167.7k - $245.2k

     ...Because full product development—from design to qualification to production—is within...  ...Your ImpactParticipate in the ASIC design verification for Cisco high-end switching products....  ...electrical/computer science/computer engineering/related degree and 7+ years of related... 
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    4 days ago
  • $150.4k - $277.6k

     ...Silicon Technologies group, you’ll help design and manufacture our next-generation,...  ...critical team responsible for physical verification of an SOC.Description• As a member of our...  ...schedules and support cross-functional engineering efforts.• You will work on padring, bump... 
    Relocation

    Apple

    San Jose, CA
    3 hours ago
  •  ...Texas Instruments is looking for a candidate that is interested in working in a challenging, fast-paced environment. As a Design Verification Engineer-AMS you will get to directly interact with one of TI's high-volume and high-impact customers and will help architect new... 
    Local area
    Immediate start

    Texas Instruments

    Santa Clara, CA
    2 days ago
  • $105.65k - $149.15k

    Job Details:Job Description: As an IP Design Verification Engineer, you will be responsible for ensuring the quality and functionality of critical IP designs through rigorous verification processes. Using industry-standard tools and methodologies, you will create and execute... 
    Full time
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    2 days ago
  • $150k - $250k

    Santa Clara, CA / Austin, TX / Boston, MASilicon - DV /Full-time /On-siteRole OverviewWe are looking for talented Design Verification Engineers to help verify and deliver Velaura’s next-generation Physical AI SoC. In this role, you will work closely with architects, RTL... 
    Full time
    Flexible hours

    Auradine

    Santa Clara, CA
    2 days ago
  • Job-ID: 25018803Category: Engineering - Product DevLocation: Santa Clara, CA, United StatesPosted: 2026-10-16Base Range: 125,000-2...  ...YesChange the world. Love your job. Texas Instruments is seeking Design Verification Engineer. In this role you will confirm the accuracy of... 
    Local area

    Texas Instruments

    Santa Clara, CA
    11 hours ago
  • $100k

     ...problems. We are growing our team and looking for contributors of all seniorities.Tenstorrent is seeking a SoC Physical Design Verification Engineer to drive full-chip signoff and ensure manufacturable, high-quality silicon across advanced technology nodes. You’ll lead... 
    Permanent employment

    Tenstorrent

    Santa Clara, CA
    1 day ago
  • Santa Clara, CASilicon - DV /Full-time /On-siteRole OverviewWe are looking for talented Design Verification Engineers to help verify and deliver Velaura's next generation Physical AI SoC. You will work closely with architects, RTL engineers, software engineers and system... 
    Full time
    Flexible hours

    Auradine

    Santa Clara, CA
    2 days ago
  • Santa Clara, CASilicon - DV /Full-time /On-siteRole OverviewWe are looking for talented Design Verification Engineers to help verify and deliver Velaura's next generation Physical AI SoC. You will work closely with architects, RTL engineers, software engineers and system... 
    Full time
    Flexible hours

    Auradine

    Santa Clara, CA
    2 days ago
  • Position:Design Verification Engineer (Einfochips)Job Description:Experience: 6+ YearsLocation: San Jose CAJob Description:What candidate will Be Doing:At-least 6+ years of experience in System Verilog HVL and C++/CAt-least 6+ year of experience in UVM.Experience in complete... 
    Full time
    Work at office

    Arrow ECS

    San Jose, CA
    1 day ago
  • Position:Design Verification Engineer (eInfochips Inc)Job Description:What You'll Be Doing:Strong SV/UVM expertiseAXI/NOC/Ethernet/PCIe/UCIe Switch expertise is neededCPU ARM/RISC-V with C knowledgeRegression & Coverage ClosureWhat We Are Looking For:Responsible for architecting... 
    Full time
    Work at office
    Night shift

    Arrow ECS

    San Jose, CA
    3 days ago
  • $122.44k - $232.19k

     ...Details:Job Description: Performs functional verification of graphics logic components, including...  ..., media, and display, to ensure design will meet specification requirements.Defines...  ...Degree in Electronics, Computer Engineering or related engineering with 3+ year experience... 
    Full time
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    11 hours ago
  •  ...Memory Controller subsystem using SystemVerilog/UVM. Develop verification plans, UVM testbenches, test cases, assertions (SVA), and...  ...management, and performance. Execute regressions, debug RTL/design issues, and drive functional and code coverage closure. Collaborate... 

    Calsoft Labs

    San Jose, CA
    16 days ago
  • $213k - $287.5k

    Annapurna Labs (our organization within AWS Utility Computing) designs silicon and software that accelerates innovation. Customers...  .... We’re looking for an ASIC Physical Design Integration and Verification Engineer to join our backend team. The ideal candidate will be... 
    Local area
    Flexible hours

    Amazon

    Cupertino, CA
    1 day ago
  • $136k - $218.5k

    We're now looking for a Senior Digital Design Verification Engineer! NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel... 
    Full time

    Nvidia

    Santa Clara, CA
    2 days ago
  •  ...perspectives. Join us as we shape the future of AI and beyond. Together, we advance your career. THE ROLE: As a Senior CPU Design Verification Engineer, you will join a CPU testbench infrastructure team responsible for building scalable verification environments for next-... 

    AMD

    Santa Clara, CA
    4 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Design Verification Engineer. Be the first to apply!