Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

DFT Verification Engineer — Scan/MBIST & JTAG Expert

Intelliswift - An LTTS Company

Intelliswift - An LTTS Company is looking for a skilled professional to handle responsibilities related to DFT tools. You will work with the Siemens suite for DFT insertion, MBIST Repair Implementation, and verification of features like Boundary Scan and JTAG. The role requires expertise in the IJTAG 1688 standard and an understanding of ICL and PDL specifications. Candidates should be well-versed in generating necessary collaterals for testing and verification processes. #J-18808-Ljbffr Intelliswift - An LTTS Company

Vacancy posted 5 days ago
Similar jobs that could be interesting for youBased on the DFT Verification Engineer — Scan/MBIST & JTAG Expert in Santa Clara, CA vacancy
  • Intellectt Inc in Santa Clara, CA is seeking a DFT Engineer with strong DFx and DFT skills to join our hardware verification team. This role emphasizes hands-on DFT...  ...with Siemens DFT tools and be proficient in SCAN, MBIST, IJTAG and related features. Strong understanding... 
    Suggested

    Intellectt Inc

    Santa Clara, CA
    2 days ago
  • Entrada Ventures is seeking a Senior DFT Verification Engineer to drive robust verification for ASIC DFT logic across planning, development...  ...and modern verification workflows, plus experience with scan/ATPG, JTAG, MBIST, and tester formats. #J-18808-Ljbffr Entrada Ventures
    Suggested

    Entrada Ventures

    Palo Alto, CA
    5 days ago
  •  ...DFT (Design for Test) Engineer. Location: Santa Clara, CA Key...  ...controllability, observability, scan insertion, and scan-...  ...Experience with MBIST (Memory Built-In Self...  ...Clock DFT and clock verification concepts. Solid...  ...including Boundary Scan (JTAG), IJTAG, MBIST, High-... 
    Suggested

    INFT Solutions Inc

    Santa Clara, CA
    3 days ago
  • $2,000 per month

     ...staffed by leading engineers, Etched is...  ...For Testability (DFT) Engineer to join...  ...methodologies such as scan insertion, boundary...  ...and Memory BIST (MBIST). Collaborate cross...  ...functionally with design and verification teams to ensure...  ...as IEEE 1149.1 (JTAG), IEEE 1500, and... 
    Suggested
    Work at office
    Relocation package

    Etched

    San Jose, CA
    13 days ago
  • $120k - $275k

     ...Silicon Design-For-Test (DFT) engineer to join our team as we...  ..., including boundary scan, BIST interfaces, and...  ...test — including SPI/JTAG-based firmware download...  ...closely with verification, firmware, and test engineering...  ...DFT implementation — MBIST, at-speed scan and scan... 
    Suggested
    Full time
    Work experience placement
    Local area
    Remote work
    Monday to Friday
    Flexible hours

    MatX

    Mountain View, CA
    1 day ago
  • $300k - $350k

     ...experienced Design-for-Test (DFT) Engineer to join our silicon...  ...pattern generation, verification, silicon bring-up, and...  ...package—post-package scan-chain access, known-...  ...compression, boundary scan (JTAG/IEEE 1149.x), and IEEE...  ...emphasis on external MBIST controllers and shared... 
    H1b
    Visa sponsorship
    Work visa

    DensityAI

    Mountain View, CA
    a month ago
  • $164k - $185k

     ...-stacked photonics engine, Passage™, capable...  ...impact, and being an expert in your craft, join...  ..., and system-level DFT solutions for our...  ...ATPG and boundary scan Work with RTL designers...  ..., memory test, and JTAG Knowledge of Basic...  ...EDA DFT tools on MBIST, ATPG, and Boundary... 
    Full time
    Temporary work
    Flexible hours

    Lightmatter

    Mountain View, CA
    5 days ago
  • $183k - $247.6k

     ...Senior Digital ATE Test Engineer, you will be a key...  ...partner closely with DFT, ASIC design, and manufacturing...  ...gaps, and optimize scan/MBIST/BIST content for ATE...  ...mechanisms, verification methodologies, and common...  ...MBIST, ATPG, loopback.- JTAG, boundary-scan, and IEEE... 
    Permanent employment
    Local area
    Flexible hours

    Amazon

    Sunnyvale, CA
    1 day ago
  • $120k - $200k

     ...Silicon Design‑For‑Test (DFT) engineer to join our team as we...  ..., including boundary scan, BIST interfaces, and...  ...test — including SPI/JTAG‑based firmware download...  ...closely with verification, firmware, and test engineering...  ...DFT implementation — MBIST, at‑speed scan and scan... 
    Full time
    Work experience placement
    Local area
    Remote work
    Monday to Friday
    Flexible hours

    MatX

    Mountain View, CA
    5 days ago
  • $160k - $220k

    A stealth-mode startup in California is seeking an experienced DFT Verification Engineer to ensure the functionality and quality of ASIC DFT logic. This role involves building verification environments, executing coverage plans, and collaborating with design engineers.... 

    Delos Data

    Palo Alto, CA
    5 days ago
  • $117.9k

     ...s technology. As a Staff Test Engineer in our Research & Development...  ...PVT margin analysisImplement DFT-based test content: scan, at-speed scan, MBIST/LBIST, JTAG, and ATPG pattern executionSupport...  ...States under applicable law, verification of satisfactory references and... 
    Local area

    Infineon Technologies

    San Jose, CA
    4 days ago
  • $125.8k - $170.2k

     ...experienced Board Validation and Test Engineer to join our test engineering...  ...role, you will drive board DFT, design validation test...  ...assess test point and boundary scan coverage, and other DFT techniques...  ...systems and boundary scan (JTAG)Proven track record of improving... 
    Full time
    Contract work
    Flexible hours

    Aeva

    Mountain View, CA
    2 days ago
  • $136k - $218.5k

     ...The NVIDIA VLSI team is looking for a Senior Cell Modeling and Verification Engineer with strong experience in hardware design and methodologies...  ...regards to library build, cell integration, ASIC verification and DFT simulation.Document, implement, and deliver fully verified... 
    Full time

    Nvidia

    Santa Clara, CA
    16 hours ago
  •  ...breakthrough technology takes more than great engineering—it takes a team of exceptional people...  ...be responsible for RTL SoC/Subsystem verification of ARM based SoCs, and work on industry-...  ...BuildingCollaboration with firmware, software, DV, FPGA, DFT, SoC integration, and backend teams... 

    Axiado Corporation

    San Jose, CA
    3 days ago
  • $168.8k - $241.2k

     ...Jose office.Meet the TeamAs a Test Engineer in Silicon Operations, you’ll join forces with expert ASIC design teams in the Central Hardware...  ...latest state-of-the-art trends in DFT insertion techniques, including Scan, ATPG, JTAG, MBIST, PVT and SerDes.Experience with... 
    Full time
    Temporary work
    Work at office
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    3 days ago
  • $159.2k - $215.3k

     ...Senior Silicon ATE Development Test Engineer, you will engage with an...  ...Convert test patterns from the DFT team into tester-suitable formats...  ...digital / SERDES tests such as scan, MBIST, Vmin search, and loopback.- Experience with JTAG and boundary-scan techniques.- Understand... 
    Permanent employment
    Local area
    Flexible hours

    Amazon

    Sunnyvale, CA
    1 day ago
  • $144k - $208k

     ...flying probe, boundary scan, and in-circuit testing...  ...qualifications:Bachelor’s degree in Engineering or equivalent practical...  ...LINUX.Subject matter expert in In-Circuit Test (ICT...  ..., TRI, or equivalent; JTAG boundary scan testing...  ...for Testability (DFT) analysis, driving... 
    Contract work
    Local area
    Worldwide

    Google

    Sunnyvale, CA
    7 hours ago
  • $119.8k - $234.7k

     ...Hardware, and Infrastructure Engineering (SCHIE) is the team behind Microsoft...  ...for a Senior Silicon Design Verification Engineer to join the team....  ...issues using tools such as JTAG debuggers, logic analyzers,...  ...closure, collecting and analyzing scan dumps for low-level issues... 
    Ongoing contract
    Permanent employment
    Work at office
    Local area
    Worldwide
    3 days per week

    Microsoft

    Mountain View, CA
    1 day ago
  •  ...looking for a Digital Signal Processing and System Validation Engineer. In this highly visible role, you will be designing...  ...Simvision, Spyglass.Exposure to Design for test, understanding of scan concept and writing DFT friendly RTL.Experience in synthesis, CDC, static timing... 
    Full time
    Local area

    Broadcom

    San Jose, CA
    7 hours ago
  •  ...WiproContact: Meghana GorusuCompany: SRI Tech SolutionsJob Title:Design Verification EngineerLcation: Sunnyvale CA /Redmond WA/ Austin TX Onsite (...  ...checks, and work with UPF/CPF as needed· Collaborate with DFT/PD/RTL teams and post-silicon validation to ensure design... 
    Full time
    For contractors
    Remote work

    SRI Tech

    Sunnyvale, CA
    1 day ago
  • $164.47k - $269.1k

     ...Details:Job Description: About the RoleAs a Senior SoC Design Verification Engineer, you will lead verification efforts for complex system-on-...  ...scripting for automation of verification tasks.Design for Test (DFT) tools and techniques.Why Join UsAt Intel, you will help... 
    Full time
    Local area
    Immediate start
    Worldwide
    Shift work

    Intel

    Santa Clara, CA
    1 day ago
  • $196k - $310.5k

     ...and intelligence. Make the choice to join us today.Design-for-X Engineering at NVIDIA works on groundbreaking innovations involving...  ...senior member in our team, you will work on innovating in the DFT Power, Thermal & Voltage Noise Methodology areas.This will include... 
    Full time

    Nvidia

    Santa Clara, CA
    4 days ago
  • $2,000 per month

     ...investors and staffed by leading engineers, Etched is redefining the...  ...Collaborate closely with design, verification, and board teams to root-...  ...subsystems. Partner with RTL, DFT, ATE, firmware, and system...  ...interfaces (I2C, SPI, UART, JTAG) High-speed protocols (PCIe... 
    Work at office
    Relocation package

    Etched

    San Jose, CA
    13 days ago
  • $132k - $207k

     ...creative and experienced ATE Test Engineer. NVIDIA has continuously...  ...Development Engineering, DFT, and IC design to efficiently...  ...industry.Knowledge of silicon verification, testing and...  ...insertion techniques including SCAN, ATPG, MBIST and IOBISTKnowledge of system... 
    Full time
    Work experience placement
    Overseas

    Nvidia

    Santa Clara, CA
    5 days ago
  • $126k - $234k

     ...data faster and safer, is seeking to hire exceptional Test Engineers to join our Operations team in San Jose. In this role, you will...  ...or equivalent experience.Experience with Test coverage and DFT (Scan/ATPG/JTAG/BIST).Experience working with Local and offshore OSAT's.... 
    Full time
    Work at office
    Local area
    Remote work
    Flexible hours
    3 days per week

    PLDA

    San Jose, CA
    7 hours ago
  • Intel is seeking a seasoned Engineer to define, develop, and perform pre-silicon functional validation for mixed-signal designs in the...  ...area goals. You will collaborate with architecture, design, verification, board and manufacturing teams to improve validation strategies... 

    Intel

    Santa Clara, CA
    5 days ago
  • $150k - $190k

     ...Principal Test Engineer \\ \ \ \ San Jose, CA | Hybrid (3 days...  ...ensure robust test coverage and DFT implementation \ . \\...  ...serving as a trusted technical expert. \\ \ \\ Requirements...  ...in DFT and test coverage \ (Scan, ATPG, JTAG, BIST). \\ ~ Experience... 
    Full time
    Work experience placement
    Remote work

    Talentry

    San Jose, CA
    16 hours ago
  •  ...Lead Test Development Engineer to join the...  ...Principle Engineer levels.DFT Architecture and...  ...architecture, including scan, boundary scan (IEEE 1149.1/1687), MBIST, and related...  ...integration and thorough verification of DFT features at...  ...proficiency with JTAG, boundary scan, and... 

    Achronix Semiconductor Corporation

    Santa Clara, CA
    1 day ago
  • $120k - $200k

     ...assets. About the team The Design Verification team works on the RDU, SambaNova's chip...  ...architects, RTL designers, and firmware engineers, and take ownership of verification...  ...motivated Design Verification Engineer, DFT to help us build state of the art RDU chips... 
    Full time
    Temporary work
    Local area
    Flexible hours

    SambaNova

    San Jose, CA
    2 days ago
  •  ...career. THE ROLE:As a Silicon Photonics Validation and Characterization Test Engineer in the Optical IO team, you will collaborate with various Product Development Groups, Silicon Design, DFT, Packaging, and interface with key technology partners. This individual serves... 

    AMD

    San Jose, CA
    1 day ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to DFT Verification Engineer — Scan/MBIST & JTAG Expert. Be the first to apply!