Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Sr. Staff Design Verification Engineer

$175k - $265k

d-Matrix

At d-Matrix, we are focused on unleashing the potential of generative AI to power the transformation of technology. We are at the forefront of software and hardware innovation, pushing the boundaries of what is possible. Our culture is one of respect and collaboration.We value humility and believe in direct communication. Our team is inclusive, and our differing perspectives allow for better solutions. We are seeking individuals passionate about tackling challenges and are driven by execution. Ready to come find your playground? Together, we can help shape the endless possibilities of AI. Role Overviewd-Matrix is building a company and culture designed to last — one grounded in transparency, inclusiveness, and intellectual honesty, where continuous learning is part of the job. We've built the industry's first highly programmable in-memory computing architecture, applicable across a broad range of applications from cloud to edge. In this role, you'll work on a groundbreaking architecture alongside a highly experienced team that has a proven track record of building successful businesses. This is a unique opportunity to help shape a company at an early stage and grow into a future leader in an industry poised for global impact.What You Will DoDevelop and execute verification plans across the SoC/IP verification cycle, from architecture definition through tape-out and silicon bring-upBuild and maintain UVM/OVM-based verification environments for complex ASIC/SoC designsWrite and debug SystemVerilog testbenches, leveraging randomization, functional coverage, and assertion-based methodologiesDrive root-cause analysis and debug of verification failures in close collaboration with design and architecture teamsDefine and track coverage closure goals to ensure comprehensive verification sign-offPartner cross-functionally with design, architecture, and physical design teams to align verification strategy with tape-out schedulesContribute to the evolution of verification methodology and infrastructure to support next-generation in-memory computing architecturesWhat You Will BringBS in Electrical Engineering, Computer Science, or a related field with 12+ years of industry experience (MS preferred with 7+ years)Experience across the full SoC/IP verification cycle — from architecture through tape-out and bring-upHands-on ASIC/SoC design verification test development and debug experienceFluency with SystemVerilog (randomization, constraints, coverage, assertions) and verification methodologies such as UVM/OVM/VMMStrong problem-solving skills and a passion for tackling complex technical challenges, particularly in the AI domainPreferred QualificationsExperience with C/C++ and SystemCTrack record leading the creation and implementation of multiple SoC verification environments and driving tape-out effortsEqual Opportunity Employment Policyd-Matrix is proud to be an equal opportunity workplace and affirmative action employer. We’re committed to fostering an inclusive environment where everyone feels welcomed and empowered to do their best work. We hire the best talent for our teams, regardless of race, religion, color, age, disability, sex, gender identity, sexual orientation, ancestry, genetic information, marital status, national origin, political affiliation, or veteran status. Our focus is on hiring teammates with humble expertise, kindness, dedication and a willingness to embrace challenges and learn together every day.d-Matrix does not accept resumes or candidate submissions from external agencies. We appreciate the interest and effort of recruitment firms, but we kindly request that individual interested in opportunities with d-Matrix apply directly through our official channels. This approach allows us to streamline our hiring processes and maintain a consistent and fair evaluation of al applicants. Thank you for your understanding and cooperation. Compensation Range: $175K - $265KLocationSanta ClaraEmployment TypeFull timeLocation TypeHybridDepartmentHardware EngineeringCompensation$175K – $265K • Offers Equity • Offers BonusThe pay range below is for all roles at this level across all US locations and functions. Individual pay rates depend on a number of factors—including the role’s function and location, as well as the individual’s knowledge, skills, experience, education, and training. We also offer incentive opportunities that reward employees based on individual and company performance. This is in addition to our diverse package of benefits centered around the wellbeing of our employees and their loved ones. In addition to the usual Medical/Dental/Vision/401k, our inclusive rewards plan empowers our people to care for their whole selves. An investment in your future is an investment in ours.

Vacancy posted 1 day ago
Similar jobs that could be interesting for youBased on the Sr. Staff Design Verification Engineer in Santa Clara, CA vacancy
  •  ...perspectives. Join us as we shape the future of AI and beyond. Together, we advance your career. THE ROLE: As a Senior CPU Design Verification Engineer, you will join a CPU testbench infrastructure team responsible for building scalable verification environments for next-... 
    Senior

    AMD

    Santa Clara, CA
    3 days ago
  •  ...enterprise environments, including Goldman Sachs, IBM Cloud, Microsoft Azure, and Oracle.THE PERSON:We are seeking a high‑impact Design Verification Engineer with strong technical depth, ownership, and the ability to drive verification closure on complex, high‑performance ASIC... 
    Senior

    AMD

    Santa Clara, CA
    1 day ago
  •  ...is shaping the future. Whether you’re designing next-gen processors, enabling AI breakthroughs...  ...).Collaborate closely with Functional Verification teams to support block-level...  ...cross-functional teams across multiple engineering disciplines and geographic locations.Communicate... 
    Senior

    AMD

    San Jose, CA
    20 hours ago
  • $100k

     ...solving hard problems. We are growing our team and looking for contributors of all seniorities.Tenstorrent is seeking a SoC Design Verification Engineer to validate the System Management Controller (SMC) and enable seamless multi-chip integration. In this role, you will... 
    Senior
    Permanent employment
    Remote work

    Tenstorrent

    Santa Clara, CA
    2 days ago
  •  ...is delivered for millions of patients worldwide.We’re a team of engineers, clinicians, and innovators united by one purpose: to make...  ....Job DescriptionPrimary Function of Position The Human Factors Design Engineer (HFDE) is part of the Human Factors (HF) organization... 
    Senior
    Work at office
    Local area
    Worldwide
    Flexible hours

    Intuitive Surgical

    Sunnyvale, CA
    2 days ago
  • $183k - $247.6k

     ...customers across all industries. We are seeking experienced Design Verification Engineers to build the next generation of our cloud server chips....  ...and cooperatively with other employees, supervisors, and staff; adhere to standards of excellence despite stressful conditions... 
    Senior
    Local area
    Work from home
    Flexible hours

    Amazon

    Cupertino, CA
    2 days ago
  •  ...subsystem and standard interfaces using SystemVerilog/UVM. Develop verification plans, UVM testbenches, test cases, assertions (SVA), and...  ...management, and exception handling. Execute regressions, debug RTL/design issues, and drive functional and code coverage closure.... 
    Senior

    ACL Digital

    San Jose, CA
    2 days ago
  • $168k - $264.5k

     .... Come join the team and see how you can make a lasting impact on the world.NVIDIA is seeking best-in-class ASIC Verification Engineers to verify the design and implementation of the world’s leading inference accelerator. This position offers the opportunity to have real... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    1 day ago
  • $136k - $218.5k

    We're now looking for a Senior Digital Design Verification Engineer! NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    1 day ago
  • $164.47k - $311.89k

    Job Details:Job Description: About the RoleIntel is seeking a Senior Design Verification Engineer for the Silicon Chassis team. In this role, you will own end-to-end verification of critical chassis and interconnect IP blocks from planning through signoff. You will drive... 
    Senior
    Full time
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    1 day ago
  • $175k - $280k

     ...is actively developing the technologies to make this possible, with the ultimate goal of enabling human life on Mars.SR. ASIC DESIGN VERIFICATION ENGINEER (SILICON ENGINEERING)At SpaceX we’re leveraging our experience in building rockets and spacecraft to deploy Starlink... 
    Senior
    Permanent employment
    Temporary work
    Worldwide
    Weekend work

    SpaceX

    Palo Alto, CA
    1 day ago
  • $122.44k - $232.19k

     ...workloads.Position OverviewWe are seeking experienced pre-silicon verification engineers who are passionate about driving innovation at the...  ...hardware implementation. Working closely with architecture, design, and software teams, you will help drive verification strategies... 
    Senior
    Full time
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    2 days ago
  • $129.2k - $209k

     ...problem-solving, stronger relationships, and the kind of precision that drives great outcomes.Job SummaryYour Career As a Design Verification engineer on the ASIC team, you will ensure that the ASICs in our groundbreaking next-generation firewall products meet or exceed... 
    Senior
    Full time
    Casual work
    Work at office

    Palo Alto Networks

    Santa Clara, CA
    3 days ago
  • $124k - $208.4k

     ...segments) consumed by millions of people around the world. Come build with us!Role and ResponsibilitiesAs a Senior GPU Design Verification Engineer - GCDV, you will contribute to the verification of top-level graphic core for Samsung’s next-generation mobile GPU.This... 
    Senior
    Hourly pay
    Full time
    Relocation

    Samsung Semiconductor

    San Jose, CA
    2 days ago
  • $250k - $300k

     ...ultra high-speed inference.Key ResponsibilitiesWork with architects, designers, post silicon and software engineers to ensure a high-quality design that works first silicon.Develop and implement verification strategies, detailed tests and coverage plans based on micro-... 
    Senior

    Cerebras Systems

    Sunnyvale, CA
    1 day ago
  • $142.6k - $206.5k

     ...development, which includes participating in high-level product specifications, logic/RTL design and implementation, RTL verification, IP FPGA validation and debugging. As Lead DV Engineer focusing on IP Verification & Validation, you will carry out design validation for... 
    Senior
    Local area
    Shift work

    191 Altera Corporation

    San Jose, CA
    4 days ago
  •  ...Global delivers world‑class end‑to‑end engineering solutions by leveraging our deep industry...  ...and innovation, perpetually driven to design, develop, and test as a trusted partner...  ...Experience Level Senior Design Verification Engineer (6–14 years of relevant experience... 
    Senior
    Full time
    Remote work
    Flexible hours

    QuEST Global

    Sunnyvale, CA
    3 days ago
  • $148.5k - $165k

     ...tailored architectures to meet their unique infrastructure requirements. Discover more at Role Overview As a Senior Design Verification Engineer, you will help define and deliver robust verification for next-generation connectivity silicon that enables rack-scale... 
    Senior
    Flexible hours

    Asteralabs

    San Jose, CA
    1 day ago
  •  ...Application Engineering Application Engineering Description Chips Talk, We Listen proteanTecs is agame-changing startupthat...  .... We are looking for a We are looking for a Senior Design Verification Engineer to join a global team of Application Engineers... 
    Senior
    Work at office

    proteanTecs

    Santa Clara, CA
    4 days ago
  • $200k - $300k

     ...Senior ASIC Design Verification Engineer Join Ethernovia's team to make a lasting impact on the future of packet processor-centric networking solutions to support the real-time sensor, Physical AI, and control data demands of software-defined autonomy across vehicles... 
    Senior
    Flexible hours

    Ethernovia

    San Jose, CA
    2 days ago
  • $200k

     ...Design Verification Engineer We are looking for talented Design Verification Engineers to help verify and deliver Velaura's next-generation Physical AI SoC. In this role, you will work closely with architects, RTL engineers, software engineers, and system teams to... 
    Senior
    Flexible hours

    Auradine

    Santa Clara, CA
    20 hours ago
  • $153.5k - $310.5k

     ...Senior Design Verification EngineerThis role has been designed as 'Hybrid' with a requirement that you will work on average 2 days per week...  ...seeking a talented and driven Senior Design Verification Engineer with specialized knowledgeand experiencein emulation-based... 
    Senior
    Work experience placement
    Work at office
    Local area
    Immediate start
    2 days per week

    Hobbsnews

    Sunnyvale, CA
    4 days ago
  • $237k - $296k

     ...outdoors and a desire to protect it for future generations.  Role Summary We are seeking a high-caliber Sr. Staff Design Verification Engineer to join our ADAS and Inference Silicon team. You will be responsible for the end-to-end functional verification of... 
    Senior
    Full time
    Contract work
    Temporary work
    Part time
    Local area
    Shift work
    Night shift

    Rivian

    Palo Alto, CA
    13 hours ago
  • $163k - $236k

    Plan the verification of complex digital design blocks by understanding the design specification and interacting with design engineers to identify important verification scenarios.Create and enhance constrained-random verification environments using SystemVerilog and UVM... 
    Senior
    Worldwide

    Google

    Sunnyvale, CA
    2 days ago
  •  ...Senior/Staff Human Factors Design Engineer supporting robotic surgical systems development. Applies expertise in human-robot interaction, usability engineering, and mixed-methods research to de-risk design strategies, define user requirements, and advance product innovation... 
    Senior

    Intuitive Surgical

    Sunnyvale, CA
    22 days ago
  • $110k - $175k

     ...computing.   About the Role : As a Firmware Validation Engineer at SK hynix memory solutions, you will drive enterprise SSD (...  ...responsibilities including: Test Architecture & Development: Design, develop, and execute automated test suites to validate... 
    Senior

    SK hynix memory solutions America Inc.

    Santa Clara, CA
    a month ago
  • $168k - $264.5k

     ...forefront of technological advancement.As a member of our Mixed Signal Design Validation team, you will be responsible for the bring-up and...  ...and chip bring-up activitiesTake ownership for training new engineers in validation practicesWhat we need to see:A BS degree or... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    1 day ago
  • $163k - $236k

    Work with designers, architects, and other stakeholders to come up with detailed test plans...  ...the development process.Plan the verification of multimedia design blocks at subsystem...  ...interacting with architecture and design engineers to identify important verification scenarios... 
    Senior
    Worldwide

    Google

    Mountain View, CA
    2 days ago
  • $163k - $236k

    Lead comprehensive verification strategies and signoff for complex blocks where the source is...  ...quality from HLS code to generated RTL.Design and maintain advanced environments, including...  ...for verifiability and mentor junior engineers on the nuances of HLS verification.Minimum... 
    Senior
    Worldwide

    Google

    Mountain View, CA
    3 days ago
  •  ...Texas Instruments is looking for a candidate that is interested in working in a challenging, fast-paced environment. As a Design Verification Engineer-AMS you will get to directly interact with one of TI's high-volume and high-impact customers and will help architect new... 
    Local area
    Immediate start

    Texas Instruments

    Santa Clara, CA
    20 hours ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Sr. Staff Design Verification Engineer. Be the first to apply!