Engineering Manager

Arm is seeking an experienced Memory Controller Performance Architect for SoC systems built with Arm IPs. You will collaborate with performance engineers to drive development of high‑performance interconnect and memory controller IPs, optimize AI workloads, and productize models for partner usage.

The role requires strong C++ and scripting skills, memory/interconnect modeling expertise, and the ability to analyze bottlenecks at the system level.

#J-18808-Ljbffr