ASIC Verification Engineer
Nokia
A leading telecommunications company in San Jose is seeking a Principal Design Engineer to model complex DSP for communication systems. The successful candidate will have extensive experience in analog/mixed-signal circuitry and familiarity with modeling tools like System-Verilog. Responsibilities include performing functional verification and collaborating with teams to ensure robust designs. This is a critical role in shaping the future of optical networking. #J-18808-Ljbffr
Vacancy posted 10 hours ago
Similar jobs that could be interesting for youBased on the ASIC Verification Engineer in San Jose, CA vacancy
$101k - $162k
...Sign In > Create Account) 2. If you already have a Candidate Account, please Sign-In before you apply. Job Description: ASIC Verification Engineer High Speed Interconnect Product (HSIP) Group Broadcom is a global leader and innovator in semiconductor solutions for...SuggestedFull timeLocal area$136k
The NVIDIA Clocks Team is looking for an excellent Senior ASIC Verification engineer with extensive experience in Design Verification. The NVIDIA Clocks Team is committed to deliver high-quality clocking and reset logic to various units in SOC and GPU ASIC. The complexity...SuggestedFull timeWork experience placement$209k - $230k
...at We are looking for a Principal Emulation Engineer with hands-on experience verifying protocols on complex ASICs and experience with or interest in emulation.... ...would be at ease creating environments to enable verification teams to stress test ASICs, as well as...SuggestedImmediate startRelocationFlexible hoursAstera Labs
San Jose, CA10 hours ago- ...A technology company in Santa Clara is seeking an adaptive Design Verification Engineer to improve ASIC design verification processes. The ideal candidate has over 10 years of experience and expertise in C/C++, Verilog, and modern verification libraries. Responsibilities...SuggestedContract work
Infobahn Softworld
Santa Clara, CA9 hours ago $200k - $300k
...career with world class talent. We are looking for talented engineers and leaders who have an entrepreneurial spirit and want to... ...design from concept to silicon to their next car. Senior ASIC Design Verification Engineer Summary: As a Senior ASIC Verification Engineer,...SuggestedFull timeFlexible hoursEthernovia
San Jose, CA9 hours ago- ...specifications / architectures / micro-architectures Define and review verification test plans Develop block level and chip level verification... ...with 1+ years experience Advanced knowledge of standard ASIC/FPGA verification flows including simulation, testbench...
Sql Pager LLC
San Jose, CA1 day ago $143.3k
...locations in the U.S., Europe, Singapore, and Japan, and customers across all industries. We are seeking experienced Design Verification Engineers to build the next generation of our cloud server chips. Our success depends on our world-class server infrastructure; we’re...Local areaAmazon
Cupertino, CA10 hours ago- ...Intel seeks an experienced verification lead to architect and document verification strategies for silicon designs. You will develop testbenches using UVM or formal methods, integrate them in chip-level environments, and drive verification across blocks. You will also...
Intel
Santa Clara, CA9 hours ago - ...ASIC Verification Engineer This role has been designed as 'Onsite' with an expectation that you will primarily work from an HPE office. Hewlett Packard Enterprise is the global edge-to-cloud company advancing the way people live and work. We help companies connect...Work at officeLocal area
Hewlett Packard Enterprise
Sunnyvale, CA4 days ago $140k - $200k
...of life. We are seeking a highly skilled and experienced Verification Engineer to join our engineering team. In this role, you will be responsible... ...to this role: Minimum of 5-10 years of experience in ASIC verification for complex digital systems Deep expertise...Full timeWork at officeImmediate startVisa sponsorshipNight shift- ...breakthrough technology takes more than great engineering—it takes a team of exceptional people... ...journey. Job Description Verification Engineer position is your opportunity to... ...backend teams throughout various stages of ASIC development. Qualifications ~8+...
$185k - $230k
...requirements. Discover more at Astera Labs is seeking a Principal Design Verification Engineer with strong problem-solving abilities and a passion for developing robust verification methodologies for complex ASICs. The ideal candidate will have a solid background in...Full timeFlexible hoursNight shift$195k - $265k
...is in execution mode and has a world-class engineering team with decades of experience in state-of... ...Key Responsibilities Specialized Verification Strategy: Develop verification infrastructure and test cases for ASICs in the area of network fabrics, leveraging...Eridu AI
Saratoga, CA3 days ago$80 - $90 per hour
...Solutions We are looking for an adaptive, self-motivative Design Verification Engineer to join our growing team. As a key contributor, you will be... ..., and modern verification libraries like UVM • 10+years of ASIC design verification experience • Experience / Background...16 hoursContract workInfotree Global Solutions
Santa Clara, CA4 days ago- ...Opportunity: We are seeking a highly motivated and skilled FPGA Verification Engineer to join our dynamic team, working on state of the art... ...methodologies and tools. Required Skills Strong understanding of FPGA, ASIC, RTL design principles and architectures. Proficiency in...Contract work
CirrusLabs
Santa Clara, CA4 days ago - ...Experience with Verilog, System Verilog, and modern verification libraries like UVM 10+ years of ASIC design verification experience Experience / Background... ...TCL is a plus Collaborate with architects, hardware engineers, and firmware engineers to understand the new...
Infobahn Softworld
Santa Clara, CA10 hours ago $97.7k - $182.62k
...Direct message the job poster from Capgemini Engineering About the Job You're Considering Join a... ...and forward-thinking team as a Design Verification Engineer, contributing to the validation... ...CA $161,250.00-$260,000.00 6 months ago ASIC Design Verification Engineer, Devices...16 hoursFull timeLocal areaCapgemini Engineering
Santa Clara, CA4 days ago$142.2k - $213.4k
...Qualcomm Technologies, Inc. Job Area: Engineering Group, Engineering Group CPU... ...experience ~ Strong fundamentals in digital ASIC design; experience using Verilog or VHDL... ...defining and implementing SOC level verification on large designs. ~ Experience in TCL...Work experience placementWork from homeQualcomm
Santa Clara, CA9 hours ago- ...Senior Design Verification Engineer Immediate need for a talented Senior Design Verification Engineer. This is a Fulltime opportunity with... ...Requirements and Technology Experience: ~ Must have skills: ASIC/SoC Design Verification, SystemVerilog, UVM, and...Full timeImmediate start
Pyramid Corporation
San Jose, CA1 day ago - ...Job Description Job Description Analog/Mixed-Signal Verification Engineer focusing on high-performance analog-to-digital and digital-to-analog converters. Job responsibilities include the verification of analog and mixed-signal designs for high performance data converters...
Omni Design Technologies
Milpitas, CA18 days ago $167.1k - $250.7k
...Company: Qualcomm Technologies, Inc. Job Area: Engineering Group, Engineering Group CPU Engineering General Summary: As a Design Verification Engineer, you will work with Chip Architects to validate the concepts of CPU and SOC level micro-architectures...Work experience placementWork from homeQualcomm
Santa Clara, CA5 days ago- ...redefining hardware technology? We are searching for a hard-working engineer to join our exciting team of problem solvers. Description... .... Extracting design features and developing attributes and verification plans. Working with designers to verify DFT implementation and...
Apple
Cupertino, CA9 hours ago $50 - $60 per hour
...A leading technology recruitment firm is seeking a SystemC / TLM Verification Engineer to support pre-silicon modeling and validation for advanced SoC platforms. The ideal candidate will develop SystemC models, validate performance, and collaborate with cross-functional...Hourly payContract workTPI Global Solutions
Santa Clara, CA9 hours ago- ...Job Title – Senior Systems Verification Engineer Location - San Jose, CA Duration – 12+ Months Contract Total Hours/week - 40.00 1st Shift Description: Senior Systems Verification Engineer Must include answers to these questions: 1. What is...Contract workWork experience placementDay shift
MILLENNIUMSOFT
San Jose, CA2 days ago $136k - $218.5k
...world. This is our life’s work, to amplify human imagination and intelligence. Join us today! We are now looking for a System Verification Engineer to join our Emulation division and will be working onsite from our Santa Clara, CA headquarters. What you will be doing:...WorldwideFlexible hoursNVIDIA
Santa Clara, CA8 hours ago- ...Job Description Job Description Digital Verification Engineer Responsibilities: Develop test plans and verification infrastructure for low-power ASIC designs Build verification environments using SV/UVM methodology Build reusable bus functional models...
- ...passion and dedication to our job and when you are a part of that team there's no telling what you could accomplish. Design Verification Engineers at Apple are responsible for verifying the functionality and performance of Apple's premier SOCs. This is a critical job...
Apple
Cupertino, CA5 days ago - ...disciplines, with a critical impact on getting functional products to millions of customers quickly. **Description** As a CPU Verification Engineer owning the verification of a certain area of functionality in a CPU design, you will have the following responsibilities: -...
Apple
Santa Clara, CA9 hours ago $115k - $268k
...computing. Join us and be part of one of the most exciting semiconductor startups in the industry. We are hiring multiple Design Verification engineers to advance our innovative RISC-V processors and subsystems. Role: Develop and execute verification plans for units and...Contract workVentana Micro Systems
Cupertino, CA2 days ago- ...for millions of users worldwide. **Description** As a Design Verification Engineer, you'll be at the center of our silicon design group's... ...power architectures. We're looking for engineers with hands-on ASIC design verification experience using reusable verification methodologies...WorldwideNight shift
Apple
Sunnyvale, CA3 days ago
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to ASIC Verification Engineer. Be the first to apply!
Related searches
- computer system validation engineer San Jose, CA
- validation engineer San Jose, CA
- verification engineer San Jose, CA
- verification & validation engineer San Jose, CA
- soc design verification engineer San Jose, CA
- design verification engineer San Jose, CA
- senior verification engineer San Jose, CA
- validation consultant San Jose, CA
- validation specialist San Jose, CA
- senior design verification engineer San Jose, CA