Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

IC Design Verification Engineer

Full-time

lumilens

About Lumilens

At Lumilens we are building the critical photonics infrastructure that powers tomorrow’s AI supercomputing. From chip-to-chip optical interconnects to scalable photonic engines, Lumilens is unlocking a new era of computing faster, cooler, and massively more efficient.

We’re a well-funded startup backed by Mayfield and led by veterans who’ve built and scaled some of the most transformative technologies in the industry.

This isn’t incremental innovation, it’s a ground-floor opportunity to rethink the optical layer from the silicon up. The market is moving fast, and we’re moving faster. You’ll work alongside a team of world-class engineers solving some of the hardest challenges in optics, systems, and scale. Every line of code, every design decision, every breakthrough you help deliver will shape the infrastructure of tomorrow.

If you're looking for mission, momentum, and the chance to make an outsized impact, jump on the rocket ship. We’re just getting started.

About the Role

You verify the blocks and subsystems of a first-of-its-kind chiplet — building UVM testbenches, writing tests, and driving coverage to closure. Guided by the verification plan and methodology, you take assigned blocks from testbench bring-up through coverage signoff, and help debug across simulation and emulation. It’s a hands-on role with room to grow your scope as the team and the chip mature.

What You'll Do

  • Build and extend UVM testbenches (agents, sequences, scoreboards) for assigned blocks and subsystems.

  • Write directed and constrained-random tests ; develop functional coverage and drive it to closure.

  • Verify the in-house engines against an algorithmic golden model , with programmable error injection and error-pattern coverage.

  • Integrate and use VIP (e.g., UCIe) and run compliance, link-training, loopback, and lane-repair scenarios.

  • Run regressions, triage failures , and help maintain the CI/regression flow.

  • Register (UVM RAL) verification , firmware co-simulation, and boot flows on the MCU subsystem.

  • Mixed-signal co-simulation — verifying digital blocks against behavioral / real-number models of analog/mixed-signal blocks.

  • Support hardware-assisted verification — bring up and run tests on emulation / FPGA prototyping.

  • Participate in gate-level and low-power (UPF) verification during signoff.

  • Collaborate with the design, architecture, modelling, and DFT teams as your blocks move through the flow.

Required

  • BS or MS in Electrical/Computer Engineering (or equivalent experience).

  • 3+ years of ASIC/SoC functional verification.

  • Solid UVM/SystemVerilog ; constrained-random and coverage-driven verification.

  • Testbench development and coverage closure — building block/subsystem testbenches and driving functional + code coverage to closure.

  • Strong debug skills across simulation ; scripting in Python, Perl, or TCL.

  • Familiarity with regression/CI flows and failure triage.

Preferred

  • High-speed SerDes, PAM4, or FEC/coding (Reed-Solomon) verification .

  • UCIe, PCIe/CXL, Ethernet, or UALink VIP / compliance experience .

  • Mixed-signal verification (Verilog-AMS or SV real-number models).

  • Hardware-assisted verification — emulation (e.g., Palladium/Veloce) and/or FPGA prototyping (e.g., HAPS/Protium).

  • Low-power/UPF and gate-level simulation ; performance-verification methodology.

  • Exposure to NICs, Ethernet/IB switches, or cache-coherent fabrics (multi-core / coherent fabric).

  • Formal verification for control/interlock logic; portable stimulus.

What We Offer

  • Competitive salary commensurate with experience

  • Comprehensive benefits package including health, dental, and vision

  • Professional development opportunities and certification support

  • Access to cutting-edge technology and cloud platforms

  • Collaborative work environment with cross-functional teams

Lumilens is an equal opportunity employer. All qualified applicants will receive consideration without regard to race, color, religion, gender identity, sexual orientation, veteran status, disability, or any other legally protected status.

Vacancy posted 16 hours ago
Similar jobs that could be interesting for youBased on the IC Design Verification Engineer in San Jose, CA vacancy
  • Job Description Change the world. Love your job. As a Digital IC Design Engineering intern, you'll architect new TI products and make our customers' visions a reality. You'll define, design, model, implement and document analog, digital, and RF integrated circuits (ICs)... 
    Suggested
    Internship
    Local area
    Visa sponsorship

    Texas Instruments Incorporated

    Santa Clara, CA
    1 day ago
  • $130k - $221k

     ...communicate and advance faster than ever.About the Role As a Senior Design Verification Engineer, you will develop and support the tools, automation, and...  ..., and debug CAD tools, automation, and flows for custom IC design, layout, simulation, and verification.Contribute to... 
    Suggested
    Full time
    Local area
    Immediate start

    Micron

    San Jose, CA
    1 day ago
  • $150.4k - $277.6k

     ...that Apple is hiring analog & mixed signal verification engineers? We are looking for engineers that are...  ...responsible for ensuring high quality silicon for IC chips and IPs. Daily work involves verification of mixed signal IC designs using a combination of analog circuits and... 
    Suggested
    Relocation

    Apple

    Cupertino, CA
    3 days ago
  • Change the world. Love your job.Digital IC Design - Advance Power Solutions (Santa Clara)Change the world. Love your...  ...all industry best practices.• Collaborate with Design Verification, Validation, Product Engineering and Test Engineering teams to enable successful... 
    Suggested
    Local area

    Texas Instruments

    Santa Clara, CA
    21 hours ago
  • $213k - $287.5k

     ...organization within AWS Utility Computing) designs silicon and software that accelerates...  ...ASIC Physical Design Integration and Verification Engineer to join our backend team. The ideal candidate...  ...industry-standard EDA tools (Calibre, IC Validator)- Perform DRC (Design Rule... 
    Suggested
    Local area
    Flexible hours

    Amazon

    Cupertino, CA
    21 hours ago
  • Texas Instruments Incorporated in Santa Clara, CA, is seeking a Digital IC Design Engineering intern to architect TI products and document analog, digital, and RF ICs. You will participate in design reviews, help with layouts, and contribute to prototypes and test specs... 
    Internship

    Texas Instruments Incorporated

    Santa Clara, CA
    1 day ago
  •  ...shaping the future. Whether you’re designing next-gen processors, enabling...  .../mixed-signal layout design engineer with supervisory role to join...  ...Strong in physical design verifications (LVS/DRC/ERC/ANT/ESD/etc)...  ...circuit design concepts/flows and IC manufacturing processes... 
    Full time
    Work experience placement
    Remote work

    AMD

    San Jose, CA
    8 days ago
  • $2,000 per month

     ...frontier intelligence. We co-design chips, racks, software, and manufacturing...  ...and staffed by leading engineers, Etched is redefining the...  ...Summary As a Substrate IC Package Layout Design Engineer...  ...manufacturability. ~ Design Validation & Verification ~ Perform DRC (Design Rule... 
    Work at office
    Relocation package

    ETCHED LLC

    San Jose, CA
    4 days ago
  • As a Digital IC Design Engineering intern, you'll architect new TI products and make our customers' visions a reality. You'll define, design, model, implement and document analog, digital, and RF integrated circuits (ICs). And, you'll have the opportunity to work in exciting... 
    Internship
    Visa sponsorship

    Texas Instruments Incorporated

    Santa Clara, CA
    1 day ago
  •  ...global adoption, we are scaling systems designed for the world’s most demanding AI workloads. We focus on first-principles engineering across silicon, systems, and networking...  ...Design, develop, and maintain robust verification environments, testbenches, reusable verification... 
    Immediate start

    Upscale, Inc.

    Santa Clara, CA
    27 days ago
  •  ...environments, including Goldman Sachs, IBM Cloud, Microsoft Azure, and Oracle. THE PERSON: We are seeking a high‑impact Design Verification Engineer with strong technical depth, ownership, and the ability to drive verification closure on complex, high‑performance ASIC... 
    Full time

    AMD

    Santa Clara, CA
    8 days ago
  • $143.8k - $230k

     ...apply.Job Description:Broadcom is searching for a Digital IC Design Engineer to join the Data Center Solutions Group. This position involves...  ...RTL solutions.Working with cross functional teams such as Verification Engineering, Software/Firmware Engineering, Emulation... 
    Full time
    Local area
    Remote work

    Broadcom

    San Jose, CA
    1 day ago
  • $98k - $202k

     ...foundry providing a unique combination of design, development, and fabrication services...  ...is seeking a Senior Digital IC Design Engineer to develop advanced digital and mixed-...  ...closely with technology, PDK, modeling, verification, and test teams.Essential Responsibilities... 
    Full time
    Local area

    Globalfoundries

    Santa Clara, CA
    21 hours ago
  • Job-ID: 25009567Category: Engineering - Product DevLocation: Santa Clara...  ...environment. As a digital design engineer, you will help architect...  ...cores of battery charger ICs Collaborating with systems and...  ...concurrentlyImproving design methodologyCreating verification plans from datasheets, input... 
    Local area
    Immediate start

    Texas Instruments

    Santa Clara, CA
    3 days ago
  • $85 - $95 per hour

     ...to learn more about this opportunity! Position: Formal Design Verification Engineer (San Jose CA) Job Overview: We are seeking a Formal...  ...balance. Contact us to learn more about the opportunity below or check ou t other opportunities at Experience: IC ]]... 
    Weekly pay
    Contract work

    Saige Partners

    San Jose, CA
    8 days ago
  •  ...Job Title : Design Verification Engineer Client: Arrow Electronics Experience Required: 8 to 15 years only Work Location: San Jose CA (...  ...satisfaction. Reporting to customer on daily or weekly progress effectively Required Experience: Senior IC... 
    Contract work
    H1b
    Immediate start
    Night shift

    Inabia Software & Consulting

    San Jose, CA
    7 days ago
  •  ...Join the Silicon One team at Cisco as an ASIC Design Verification Engineer, where you'll contribute to innovative hardware platforms that power core Switching, Routing, and Wireless products globally. This role is pivotal in shaping the future of technology through the... 

    AnySilicon

    San Jose, CA
    1 day ago
  • $150.4k - $277.6k

     ...bring passion and dedication to our job and when you are a part of that team there's no telling what you could accomplish. Design Verification Engineers at Apple are responsible for verifying the functionality and performance of Apple’s premier SOCs. This is a critical job... 
    Relocation

    Apple

    Cupertino, CA
    3 days ago
  • $100k

     ...problems. We are growing our team and looking for contributors of all seniorities.Tenstorrent is seeking a SoC Physical Design Verification Engineer to drive full-chip signoff and ensure manufacturable, high-quality silicon across advanced technology nodes. You’ll lead... 
    Permanent employment

    Tenstorrent

    Santa Clara, CA
    21 hours ago
  • $150.4k - $277.6k

     ...this highly visible role, you will be at the center of a chip design effort collaborating with all disciplines, with a critical...  ...products to millions of customers quickly.DescriptionAs a CPU Verification Engineer owning the verification of a certain area of functionality... 
    Relocation

    Apple

    Santa Clara, CA
    1 day ago
  • Santa Clara, CASilicon - DV /Full-time /On-siteRole OverviewWe are looking for talented Design Verification Engineers to help verify and deliver Velaura's next generation Physical AI SoC. You will work closely with architects, RTL engineers, software engineers and system... 
    Full time
    Flexible hours

    Auradine

    Santa Clara, CA
    1 day ago
  • $129.3k - $194.7k

     ...challenges? As part of our Silicon Technologies group, you’ll help design and manufacture our next-generation, high-performance, power...  ...all the things they love with their devices! The GPU Design Verification Engineer will be responsible for the pre-silicon RTL verification of... 
    Relocation

    Apple

    Santa Clara, CA
    3 days ago
  • Santa Clara, CASilicon - DV /Full-time /On-siteRole OverviewWe are looking for talented Design Verification Engineers to help verify and deliver Velaura's next generation Physical AI SoC. You will work closely with architects, RTL engineers, software engineers and system... 
    Full time
    Flexible hours

    Auradine

    Santa Clara, CA
    1 day ago
  • $167.7k - $245.2k

     ...Because full product development—from design to qualification to production—is within...  ...Your ImpactParticipate in the ASIC design verification for Cisco high-end switching products....  ...electrical/computer science/computer engineering/related degree and 7+ years of related... 
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    3 days ago
  • $150.4k - $277.6k

     ...this highly visible role, you will be at the center of a chip design effort interfacing with many disciplines, with a critical...  ...millions of customers quickly.DescriptionAs a CPU Top-Level Design Verification Engineer owning the verification methodology, tools, and flow of a... 
    Relocation

    Apple

    Santa Clara, CA
    3 days ago
  • Job-ID: 25018803Category: Engineering - Product DevLocation: Santa Clara, CA, United StatesPosted: 2026-10-16Base Range: 125,000-2...  ...YesChange the world. Love your job. Texas Instruments is seeking Design Verification Engineer. In this role you will confirm the accuracy of... 
    Local area

    Texas Instruments

    Santa Clara, CA
    4 days ago
  • $129.3k - $194.7k

     ...Silicon Technologies group, you’ll help design and manufacture our next-generation,...  ...critical team responsible for physical verification of an SOC.Description• As a member of our...  ...schedules and support cross-functional engineering efforts.• You will work on padring, bump... 
    Relocation

    Apple

    San Jose, CA
    3 days ago
  • $105.65k - $149.15k

    Job Details:Job Description: About Intel & Silicon ChassisIntel is seeking an Entry Level Design Verification Engineer for the Silicon Chassis team. In this role, you will contribute to the verification of next-generation interconnect and chassis IPs that underpin Intel... 
    Full time
    Work experience placement
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    3 days ago
  • $121.9k - $195k

     ...critically important power efficiency.We are looking for engineers that want to create new designs that can evolve rapidly over the next several...  ...including architecture definition, RTL coding, simulation/verification, synthesis, timing closure, and silicon validation... 
    Full time
    Local area
    Worldwide

    Broadcom

    San Jose, CA
    21 hours ago
  • $122.7k - $214.3k

     ...SummaryApple is looking for a SerDes Design and Validation Engineer to Lead system validation of mixed-signal...  ...success.Be involved in mixed-signal verification tasks to better understand the SerDes...  ...analysisHands-on experience with AMS IC development from definition to high-... 
    Relocation

    Apple

    Cupertino, CA
    3 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to IC Design Verification Engineer. Be the first to apply!