Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Principal RTL Design Engineer, IO & Memory Systems

$180k - $255k
Full-time

SambaNova

SambaNova is a leader in next-generation AI infrastructure, delivering a full-stack inference platform for customers worldwide. At the core of SambaNova's technology is the RDU (Reconfigurable Dataflow Unit) — a chip built on a dataflow architecture rather than the traditional GPU model. Its decode performance is especially strong for agentic workloads like multi-turn agents, code generation, and long-running applications. RDUs are packaged into SambaRack, rack-scale hardware that lets customers deploy state-of-the-art models with better performance, greater energy efficiency, and faster time to value.

About the role

SambaNova is seeking a Principal Engineer to own the design, integration, and implementation of high-speed IO and memory subsystems within the DataScale® platform. This role is central to delivering reliable, high-performance AI systems at scale.

You will drive these subsystems across the full product lifecycle, from architecture exploration and microarchitecture definition through RTL and integration of internal and third-party IP (PCIe, Ethernet , CXL, HBM, die-to-die). This is a hands-on role for an engineer with deep protocol and RTL expertise, who can operate in ambiguity and execute with high ownership.

Responsibilities

  • Engage in architecture exploration with system and chip architects to define IO and memory subsystem direction
  • Drive feasibility studies and design trade-off analysis to meet PPA constraints
  • Own microarchitecture definition and specification for IO and memory subsystems
  • Deliver synthesizable, high-quality SystemVerilog RTL for assigned blocks against functionality, performance, and power targets
  • Run the front-end design flow end to end, covering lint, CDC/RDC, synthesis, timing constraint development, and design-for-test readiness
  • Partner with STA and physical design teams on timing closure, floorplanning, congestion analysis, and optimization at advanced process nodes
  • Work closely with verification and emulation teams to ensure design validation coverage and quality
  • Collaborate with software and firmware teams to ensure optimal end-to-end solutions
  • Drive cross-functional triage of complex functional and performance issues to root cause and closure
  • Apply engineering best practices including code review, testing, and refactoring
  • Improve design and integration methodology, reuse, and flow scalability

Required Qualifications

  • MS in Electrical Engineering, Computer Science, or a related field
  • 7+ years of experience in ASIC design
  • Experience in logic design, microarchitecture, specification, SystemVerilog RTL design, and functional verification
  • Experience with power, performance, or area optimization
  • Experience with two or more on-chip or chip-to-chip protocols and interfaces such as AXI, APB, PCIe, Ethernet, or UCIe
  • Experience with memory subsystems such as HBM and CXL
  • Ability to evaluate and select vendor IP, and to read and distill complex IP and protocol specifications into actionable design requirements
  • Clear and effective communicator with a proactive, collaborative approach to problem-solving

Preferred Qualifications

  • Experience taking one or more ASIC products from concept to silicon
  • Familiarity with emerging scale-up protocols (ESUN, SUE, UAL) and scale-out protocols such as Ultra Ethernet
  • Experience designing on-chip interconnect and traffic-management logic, including NoC fabrics, switches, arbiters, and quality-of-service or congestion control mechanisms
  • Knowledge of machine learning and hardware accelerator architectures

Base Salary Range:

Base Pay Range

$180,000—$255,000 USD

Submission Guidelines
Please note that in order to be considered an applicant for any position at SambaNova Systems, you must submit an application form for each position for which you believe you are qualified.

EEO Policy
SambaNova Systems is an Equal Opportunity/Affirmative Action Employer. All qualified applicants will receive consideration for employment without regard basis of age (40 and over), color, disability, gender identity, genetic information, marital status, military or veteran status, national origin/ancestry, race, religion, creed, sex (including pregnancy, childbirth, breastfeeding), sexual orientation, and any other applicable status protected by federal, state, or local laws.

Benefits Summary for US-Based, Full-Time Employment Positions
SambaNova offers a competitive total rewards package, including the base salary, plus equity and benefits. We cover 95% premium coverage for employee medical insurance, and 77% premium coverage for dependents and offer a Health Savings Account (HSA) with employer contribution. We also offer Dental, Vision, Short/Long term Disability, Basic Life, Voluntary Life, and AD&D insurance plans in addition to Flexible Spending Account (FSA) options like Health Care, Limited Purpose, and Dependent Care. Our library of well-being benefits available to you and your dependents includes a full subscription to Headspace, Gympass+ membership with access to physical gyms, One Medical membership, counseling services with an Employee Assistance Program, and much more.

Vacancy posted 1 day ago
Similar jobs that could be interesting for youBased on the Principal RTL Design Engineer, IO & Memory Systems in Austin, TX vacancy
  •  ...from AI and data centers, to PCs, gaming and embedded systems. Grounded in a culture of innovation and...  ...we advance your career. THE ROLEWe are looking for an RTL Design Engineer to join our growing Memory Controller Design team. In this role, you will contribute... 
    Suggested

    AMD

    Austin, TX
    1 day ago
  •  ...segment of chip design, including artificial...  ...looking for a Principal Design Verification Engineer to lead...  ...with architecture, RTL, formal, performance...  ...challenges of memory management units...  ...Cores, as well as IO memory...  ...employer, we use this system to confirm the employment... 
    Principal
    Full time
    Immediate start

    SiFive

    Austin, TX
    3 days ago
  •  ...segment of chip design, including artificial...  ...looking for a Principal Design Verification Engineer to lead...  ...with architecture, RTL, formal, performance...  ...handling, memory consistency, and...  ...cache-coherent systems, on-chip interconnects...  ...Cores, as well as IO memory... 
    Principal
    Full time

    SiFive

    Austin, TX
    2 days ago
  • $200k - $420k

     ...We are scientists, engineers, and builders from the industry...  ...of scaling consumer systems for hundreds of millions...  ...looking for exceptional RTL design engineers to architect and...  ...Experience with a high-speed IO device such as PCIe, UCIe, or HBM/DDR memory controllers... 
    Suggested
    Full time
    Local area
    Visa sponsorship
    Work visa
    Relocation package
    Night shift

    River AI Inc.

    Austin, TX
    4 days ago
  •  ...segment of chip design, including artificial...  ...looking for a Principal Design Verification Engineer to lead...  ...with architecture, RTL, performance, software...  ...engine and the memory hierarchy,...  ...demand traffic and system performance.Preferred...  ..., as well as IO memory... 
    Principal
    Full time

    SiFive

    Austin, TX
    3 days ago
  • $308.6k - $417.5k

     ...Central Technology Systems group we define SoC...  ...performance from models to RTL.Partner with system...  ...multi-die coherent memory systems and high-speed IO interfaces like PCIe...  ...PhD in Electronic Engineering, Computer Science,...  ...to hybrid working is designed to create a working... 
    Principal
    Work at office
    Local area

    ARM

    Austin, TX
    2 days ago
  •  ...experiences—from AI and data centers, to PCs, gaming and embedded systems. Grounded in a culture of innovation and collaboration,...  ...your career. THE ROLE:  An exciting opportunity for a memory systems design engineer within the client and graphics platform engineering team... 

    AMD

    Austin, TX
    2 days ago
  •  ...the microarchitecture, RTL development, and integration...  ...products. Translate system and protocol...  ...performance, firmware, physical design, and implementation teams...  ..., and mentor engineers, ensuring outstanding performance...  .../device integration, memory expansion, and coherent... 
    Principal
    Work at office
    Local area
    Flexible hours
    2 days per week

    ARM

    Austin, TX
    1 day ago
  • $178.85k - $218.59k

     ...every market segment of chip design, including artificial...  ...RoleAs a CPU Microarchitecture/RTL design engineer at SiFive, you will be part...  ...hardware (RTL) design in Verilog, System Verilog, or VHDL.Strong...  ...cache prefetching, virtual memory MMU/TLBs.Familiarity with Git... 
    Full time
    Work experience placement

    SiFive

    Austin, TX
    2 days ago
  •  ...PCs, gaming and embedded systems. Grounded in a culture...  ...Architecture and RTL team, you will help build...  ...sells has its own custom-designed Infinity Data Fabric, so this role gives an engineer the opportunity to work...  ...multi-processor coherency, memory ordering, i/o ordering,... 
    Night shift

    AMD

    Austin, TX
    4 days ago
  • $120k - $225k

     ...RTL Design Engineer We're hiring experienced RTL Design Engineers from junior to senior levels...  ...the performance of traditional digital systems at the same power and cost. This unlocks...  ...workloads push the limits of performance, memory, and efficiency, our RTL engineers... 

    Mythic

    Austin, TX
    1 day ago
  • $231.44k - $282.88k

     ...market segment of chip design, including artificial...  ...RoleSiFive is looking for a Principal Design Verification Engineer to lead verification...  ...across architecture, RTL, formal, performance,...  ...of cache-coherent systems, on-chip interconnects, CPU memory-subsystem behavior, and... 
    Principal
    Full time
    Work experience placement

    SiFive

    Austin, TX
    4 days ago
  • $142.8k - $274.8k

     ...Hardware, and Infrastructure Engineering (SCHIE) is the team...  ...Intelligence System on Chip (AISoC) team is...  ...We are looking for a Principal Design Verification Engineer...  ...Register Transfer Level (RTL) designs as well as simulation...  ..., VPUs, GPUs, Direct Memory Access (DMA) engine,... 
    Principal
    Ongoing contract
    Permanent employment
    Work at office
    Local area
    Worldwide
    3 days per week

    Microsoft

    Austin, TX
    3 days ago
  •  ...Digital and Signoff Group (DSG) for a Product Engineer. In this dynamic environment, you’ll...  ...help drive the development of advanced chip design software tools. Your responsibilities...  ...Master Degree)A good understanding of the RTL-GDSII flowA good understanding of the PDK... 
    Principal
    Full time

    Cadence Design Systems

    Austin, TX
    1 day ago
  • $323k

     ...exploration of next‑generation system architectures and...  ...and advance memory systems to emerging system...  ...system architects and engineering teams to translate long...  ...techniques, high‑speed IO interfaces like PCIe and...  ...approach to hybrid working is designed to create a working... 
    Principal
    Work at office
    Local area
    Remote work

    Arm

    Austin, TX
    1 day ago
  •  ..., with the ultimate goal of enabling human life on Mars.SR. RTL DESIGN ENGINEER (SILICON ENGINEERING)At SpaceX we’re leveraging our experience...  ...Starlink, the world’s most advanced broadband internet system. Starlink is the world’s largest satellite constellation and... 
    Permanent employment
    Worldwide
    Weekend work

    SpaceX

    Austin, TX
    4 days ago
  •  ...with the ultimate goal of enabling human life on Mars. SR. RTL DESIGN ENGINEER (SILICON ENGINEERING) At SpaceX we’re leveraging our...  ...deploy Starlink, the world’s most advanced broadband internet system. Starlink is the world’s largest satellite constellation and... 
    Permanent employment
    Worldwide
    Weekend work

    SpaceX

    Austin, TX
    2 days ago
  • $141.91k - $269.1k

     ...No one else is obsessed with engineering and has a brighter future. Every...  ...and Impact:As a CPU Logic Design Engineer, you will play a critical...  ...of register transfer level (RTL) code and simulation for the CPU...  ...design using Verilog, V2K, or System Verilog, with strong knowledge... 
    Full time
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Austin, TX
    2 days ago
  • $160k - $250k

     ...revolution We are looking for a Lead RTL Design Engineer to own microarchitecture definition and...  ...across the dataflow execution fabric, memory subsystem, on-chip interconnect/NoC, low...  ...achieving them. On-chip interconnects and system integration: Define and drive the... 
    Full time
    Night shift

    Efficient Computer

    Austin, TX
    1 day ago
  •  ...experiences—from AI and data centers, to PCs, gaming and embedded systems. Grounded in a culture of innovation and collaboration, we...  .... Together, we advance your career. THE ROLE:As a CPU Core RTL Design Engineer, you will help design and optimize next-generation high-... 

    AMD

    Austin, TX
    3 days ago
  • $129.4k - $207k

     ...a motivated and technically strong engineer to join our SOC team to design and integrate IP on high volume and...  ...optimize area and performanceDefine DRAM system timing budget goals aligned to...  ...designExperience with SOC architecture and how the memory interface fits into systemExcellent... 
    Principal
    Full time
    Local area

    Broadcom

    Austin, TX
    2 days ago
  • $231.44k - $282.88k

     ...every market segment of chip design, including artificial...  ...Role:SiFive is looking for a principal-level hardware engineer who is passionate about designing...  .../uncore logic as RTL generators in ChiselImplement...  ...efficient multi-core and multi-system coherenceDesign extensive configurability... 
    Principal
    Full time
    Work experience placement
    Night shift

    SiFive

    Austin, TX
    2 days ago
  •  ...computing, cloud, and AI. Whether you’re designing next-gen processors, enabling AI...  ...and custom product lines. A CGC‑Tools engineer is responsible for enabling end‑to‑end...  ...to JTAG hardware, ADS (Automated Debug System), memory bring‑up, scan infrastructure, emerging... 

    AMD

    Austin, TX
    2 days ago
  •  ...PCs, gaming and embedded systems. Grounded in a culture...  ...Architecture and Engineering team to develop world-class...  ...AMD is a semiconductor design innovator leading the next...  ..., network and IO device architects, application...  ...architecture and design including memory, I/O, signal integrity,... 
    Principal

    AMD

    Austin, TX
    4 days ago
  • $152k - $241.5k

     ...architecture development to join our memory system architecture team! This team...  ...a creative and autonomous engineer? If so, we want to hear from...  ...with high-level models, RTL simulation, and silicon.What...  ...to Digital systems and VLSI design, Computer Architecture, C/C++... 
    Full time

    Nvidia

    Austin, TX
    2 days ago
  •  ...RTL Design Engineer At Apple, we work every day to craft products that enrich people's lives. If you're passionate about taking on unsolved...  ..., algorithm engineers, verification specialists, and system architects across disciplinary boundaries Minimum Qualifications... 

    Apple

    Austin, TX
    3 days ago
  • $91.15k - $172.86k

     ...below. Life at Intel As a CPU Logic Design Engineer, you will play a critical role in...  ...logic design and register transfer level (RTL) coding for CPU components, such as cell...  ...design and /or RTL coding o Verilog/System Verilog and/or VHDL o Scripting languages... 
    Full time
    Internship
    Local area
    Immediate start
    Shift work

    Intel Corporation

    Austin, TX
    1 day ago
  • $143.8k - $230k

     ...please Sign-In before you apply.Job Description:This is a DSP/Systems Design Engineering position for high-speed Serdes products in the Physical...  ...the design team to perform vector matching verification with RTL simulationsDevelop, test, and debug firmware associated... 
    Full time
    Local area

    Broadcom

    Austin, TX
    2 days ago
  • $142.8k - $274.8k

     ...Hardware, and Infrastructure Engineering (SCHIE) is the team behind Microsoft...  ...We are looking for aPrincipal Design Engineer to work in the...  ...Microsoft Artificial Intelligence System on Chip (AISoC) Silicon team....  ..., Register Transfer Level (RTL) design, synthesis, and System... 
    Principal
    Ongoing contract
    Permanent employment
    Work at office
    Local area
    Worldwide

    Microsoft Corporation

    Austin, TX
    19 hours ago
  •  ..., to PCs, gaming and embedded systems. Grounded in a culture of innovation...  ...are seeking a Senior Hardware Engineer to join the Data Center...  ...this role, you will lead the design, development, and integration...  ...FPGA-based subsystems, including RTL design, verification, and validation... 

    AMD

    Austin, TX
    9 hours ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Principal RTL Design Engineer, IO & Memory Systems. Be the first to apply!