Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Package Design Engineer

$163k - $237k

Google

Develop physical package substrate design of large form-factor package for ML high-performance computers (HPCs).Develop and implement the methodology and CAD flow for efficient substrate design and enhanced productivity.Manage and drive co-design initiatives across chip, package, and system levels, including securing production sign-off for package designs.Collaborate closely with signal integrity/power integrity (SI/PI), thermal, and mechanical engineering teams to refine and optimize product package designs, test vehicles, and mock-up designs for product feasibility.Define and document the requirements for the package substrate design and bill of materials (BOM).Minimum qualifications:Bachelor's degree in Mechanical Engineering, Material Engineering, Electrical Engineering, Technology, Science, a related field, or equivalent practical experience.8 years of experience in chip package substrate design using Cadence APD or Mentor Expedition.Experience in chip package substrate layout, design verification, DFM and taping out for production.Experience in design automation and scripting.Preferred qualifications:Master's degree or PhD in Electrical Engineering, Computer Engineering, Computer Science, or a related field.Experience in working with cross functional teams including chip design, SI/PI, and PCB design teams.Experience in 2.5D/3.5D advanced package design.Experience in physical verification flow (LVS, DRC, connectivity).Experience with CAD for creating simple mechanical drawings, such as package outline drawings (POD).Ability to write scripts to customize elements of the Cadence or Mentor workflow.Be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.As a Chip Package Designer on the Silicon Integration team, your role is to develop package substrate designs of advanced (2.5D/3.5D) packaging technologies for ML chips. This involves collaborating with SI/PI, Thermal/Mechanical, Assembly, and PCB engineers to create complex, high-performance substrate designs, where your goal is to optimize package substrate design for electrical performance, reliability, and assembly.You will manage all phases of the design process, including routing feasibility, test vehicle creation, product designs, conducting design reviews, artwork export, DFM process and generating final documentation. Additionally, you will be instrumental in identifying and incorporating advanced chip packaging technologies into the Google chip product design pipeline, which contributes to successful chip deployment in data centers, ensuring the best optimized PPA (Power, Performance, Area) designs and enhancing system performance relative to TCO (Total Cost of Ownership) and power.The AI and Infrastructure team is redefining what’s possible. We empower Google customers with breakthrough capabilities and insights by delivering AI and Infrastructure at unparalleled scale, efficiency, reliability and velocity. Our customers include Googlers, Google Cloud customers, and billions of Google users worldwide. We're the driving team behind Google's groundbreaking innovations, empowering the development of our cutting-edge AI models, delivering unparalleled computing power to global services, and providing the essential platforms that enable developers to build the future. From software to hardware our teams are shaping the future of world-leading hyperscale computing, with key teams working on the development of our TPUs, Vertex AI for Google Cloud, Google Global Networking, Data Center operations, systems research, and much more.Individual pay is determined by factors including job-related skills, experience, and relevant education or training. US: $163000 - $237000 (USD) + 15% bonus target + equity + benefitsLearn more about benefits at Google.Bachelor's degree in Mechanical Engineering, Material Engineering, Electrical Engineering, Technology, Science, a related field, or equivalent practical experience.8 years of experience in chip package substrate design using Cadence APD or Mentor Expedition.Experience in chip package substrate layout, design verification, DFM and taping out for production.Experience in design automation and scripting.

Vacancy posted 16 hours ago
Similar jobs that could be interesting for youBased on the Package Design Engineer in Sunnyvale, CA vacancy
  • $136k - $218.5k

     ...work. Come join the team and see how you can make a lasting impact on the world.NVIDIA's Advanced Package Engineering team sits at the intersection of cutting-edge chip design and the physical reality of getting silicon to product — and we're expanding it. As AI systems... 
    Suggested
    Full time

    Nvidia

    Santa Clara, CA
    4 days ago
  •  ...delivered for millions of patients worldwide.We’re a team of engineers, clinicians, and innovators united by one purpose: to make...  ...Job DescriptionPrimary Function of PositionThe Medical Device Packaging Design Engineer is a critical engineering role responsible for the... 
    Suggested
    For subcontractor
    Local area
    Worldwide
    Flexible hours

    Intuitive Surgical

    Sunnyvale, CA
    1 day ago
  • $159k - $230k

     ...CAD models, and 2D technical drawings for packaging systems and components.Identify and...  ...assembly throughput.Coordinate packaging design with Product, Manufacturing, Quality, and...  ...qualifications:Bachelor's degree in Mechanical Engineering, Product Design, a related field, or... 
    Suggested

    Google

    Sunnyvale, CA
    4 days ago
  •  ...high-performance computing, cloud, and AI. Whether you’re designing next-gen processors, enabling AI breakthroughs, or creating...  ...Computing Group is seeking an experienced and self-motivated package design engineer. As a key member of the Package group, you will work across... 
    Suggested

    AMD

    San Jose, CA
    2 days ago
  • $152.5k - $219.2k

     .... Because full product development—from design to qualification to production—is within...  ...contribute to the development of complex ASIC package designs from early planning and...  ...industry within a highly collaborative engineering environment.Responsibilities:• Contribute... 
    Suggested
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    1 day ago
  • $200k - $240k

     ...Principal Package Design Engineer Job Description Principal Package Design Engineer Location: Hybrid at main Renesas Electronics America locations (San Jose, CA / Austin, TX) Department: Semiconductor Power Product Group Reports To: Senior Principal, Device... 
    Work at office
    Remote work

    Renesas

    San Jose, CA
    5 days ago
  • A leading recruitment firm is looking for a Package Design Engineer to take responsibility for complex flip-chip-BGA package designs in a collaborative environment focusing on high-speed SerDes, AI, and HPC applications. The ideal candidate will have significant experience... 
    Full time

    Advanced Technology Search

    San Jose, CA
    2 days ago
  • $2,000 per month

     ...hardware for frontier intelligence. We co-design chips, racks, software, and...  ...top-tier investors and staffed by leading engineers, Etched is redefining the infrastructure...  .... Job Summary As a Substrate IC Package Layout Design Engineer you will be responsible... 
    Work at office
    Relocation package

    Etched

    San Jose, CA
    3 days ago
  • Executive Recruiter and Account Manager for Semiconductors, Defense, and AI Our client is seeking an experienced Package Design Engineer for complex flip‑chip‑BGA packages for industry‑leading ASICs with high‑speed SerDes and RF/microwave communications A/D D/A converters... 
    Full time
    Worldwide

    Advanced Technology Search

    San Jose, CA
    2 days ago
  • $120k - $275k

     ...to systems including hardware and software to train and run the largest ML workloads for AGI. MatX is seeking a Silicon Design-For-Test (DFT) engineer to join our team as we create best-in-class silicon for high-performance and sustainable GenAI. The successful... 
    Full time
    Work experience placement
    Local area
    Remote work
    Monday to Friday
    Flexible hours

    MatX

    Mountain View, CA
    2 days ago
  • $168k - $264.5k

     ...looking for a highly motivated and self-starting Senior Circuit Design Engineer to join our dynamic and growing team. If you are interested...  ...highly competitive salaries and a comprehensive benefits package. As you plan your future, see what we can offer to you and your... 
    Full time

    Nvidia

    Santa Clara, CA
    3 days ago
  • $136k - $218.5k

    The SCG Architecture team is hiring a Senior Power Integrity Co-Design Engineer to architect and deliver di/dt mitigation across silicon, package, board, and platform. This role bridges architecture, silicon, and platform — translating product noise targets into shipped... 
    Full time
    Live in

    Nvidia

    Santa Clara, CA
    1 day ago
  •  ...beyond. Together, we advance your career. THE ROLE:  As a Power Engineer in Networking Technology & Solutions Group, you will be...  ...and efficiency. You will be responsible for the innovation and design of board-level DC-DC power conversion and input protection. This... 

    AMD

    Santa Clara, CA
    4 days ago
  • $168k - $258.75k

    The Senior Datacenter Power Design and Modeling Engineer leads cross-functional execution and modeling for data-center power-delivery programs. This role owns rack-level architecture definition and involvement, end to end power modeling and simulation for advanced Datacenter... 
    Full time

    Nvidia

    Santa Clara, CA
    2 days ago
  • $168k - $264.5k

    We are now looking for a motivated Senior Circuit Design Engineer to join our dynamic and growing Power Circuits Solutions Group. If you are...  ...with other System/Software Architects, Power Integrity /Packaging experts and Product and Process engineers to understand product... 
    Full time

    Nvidia

    Santa Clara, CA
    2 days ago
  • $168k - $264.5k

     ...of modern AI, positioning NVIDIA as a leader in this next wave of computing.We are now looking for a motivated Senior Circuit Design Engineer in Power Modeling and Simulation to join our dynamic and growing Circuits Solutions Group. If you are looking for a significant... 
    Full time

    Nvidia

    Santa Clara, CA
    2 days ago
  • $133.5k - $183.5k

     ...Materials is a global leader in materials engineering solutions used to produce virtually...  ...chip and advanced display in the world. We design, build and service cutting-edge equipment...  ...in the establishment and management of packaging suppliers and related processes and procedures... 
    Full time

    Applied Materials

    Santa Clara, CA
    3 days ago
  • $136k - $212.75k

     ...To this purpose, we are now seeking a hard-working Senior Package Layout Engineer who is committed to making a difference in the world through...  ...will collaborate with Technical Package Lead and different design teams in the design and development of sophisticated, detailed... 
    Full time
    Remote work

    Nvidia

    Santa Clara, CA
    2 days ago
  • $90 - $110 per hour

    Pride Global is seeking a Contract Product Design FEA Engineer in Cupertino, CA, to support the structural design and validation of consumer technology products. The ideal candidate will have a Master's degree in Mechanical Engineering, 3+ years of FEA experience, and hands... 
    Contract work

    Pride Global

    Cupertino, CA
    4 days ago
  • $136k - $218.5k

     ...demanding layers in advanced semiconductor packaging — a silicon bridge connecting multiple...  ...of current EDA. NVIDIA's interposer designs are among the most complex in the industry...  ...for them is a small group of high-impact engineers who define how that design process works... 
    Full time

    Nvidia

    Santa Clara, CA
    4 days ago
  • $163k - $236k

     ...intellectual property (IP) blocks seamlessly into complex silicon designs and multi-component subsystems.Execute production-grade RTL...  ...technical alignment across multi-disciplinary and multi-site engineering groups to resolve architectural issues and ensure successful product... 
    Worldwide
    Night shift

    Google

    Mountain View, CA
    3 days ago
  •  ...discrete graphics, Data Center GPUs and Game Console APUs using a flexible controller design as the base for all our IP. We are looking for an experienced, conscientious logic design engineer in the Dram Controller IP at AMD's Santa Clara Design Center. You will be working... 
    Flexible hours

    AMD

    Santa Clara, CA
    2 days ago
  •  ...the future of AI and beyond. Together, we advance your career. THE ROLE: We are looking for an adaptive, self-motivative logic design engineer to join our growing mixed-signal high-speed IO team. As a key contributor, you will be part of a leading team that drives and improves... 

    AMD

    Santa Clara, CA
    2 days ago
  • $163k - $236k

     ...bring-up.Minimum qualifications:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, a related field, or equivalent practical experience.8 years of experience with RTL design using Verilog/System Verilog and microarchitecture.4 years of... 
    Worldwide

    Google

    Mountain View, CA
    16 hours ago
  • $168k - $264.5k

    We are now looking for a Senior CPU Design Methodology Engineer!The complexity of chip development has greatly increased over the years. We are...  ...interact directly with unit-level ASIC, Physical Design, CAD, Package Design, Software, DFT and other teams.What you'll be doing... 
    Full time
    Remote work

    Nvidia

    Santa Clara, CA
    16 hours ago
  • $136k - $218.5k

     ...This is our life’s work, to amplify human inventiveness and intelligence.We are now looking for a motivated Senior ASIC Physical Design Engineer, Netlisting to join our dynamic and growing team. If you want to challenge yourself and be a part of something great, join us... 
    Full time
    Shift work

    Nvidia

    Santa Clara, CA
    3 days ago
  • $163k - $236k

     ...performance, and area trade-offs.Own block and IP-level physical design implementations from synthesis through place and route.Debug...  ...checks.Minimum qualifications:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, a related field, or... 
    Worldwide

    Google

    Mountain View, CA
    2 days ago
  • $138k - $197k

     ...verification.Minimum qualifications:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, a related field, or...  ...an emphasis on computer architecture.Experience with ASIC design methodologies for clock domain checks, reset checks and low power... 
    Worldwide
    Night shift

    Google

    Mountain View, CA
    2 days ago
  • $100k

     ...seniorities.Tenstorrent is seeking a highly skilled Physical Design Engineer to drive the critical Die-to-Die (D2D) Physical Implementation...  ...made.Tenstorrent offers a highly competitive compensation package and benefits, and we are an equal opportunity employer.This position... 
    Permanent employment
    Remote work

    Tenstorrent

    Santa Clara, CA
    12 hours ago
  • $136k - $218.5k

     ...clocks group is looking for a top-notch ASIC engineer to join the team. The Team is responsible...  .... The team collaborates with the front design team to understand the clocking...  ...competitive salaries and a generous benefits package, we are widely considered to be one of the... 
    Full time
    Work experience placement

    Nvidia

    Santa Clara, CA
    2 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Package Design Engineer. Be the first to apply!